

Scaling FPGA Application Development

Presented By

Dan Gibbons VP Software Development October 2, 2018



The Need for Adaptable Intelligence


Everything Intelligent & Connected

Deployed at Global Scale

Dynamic Needs & Rapid Innovation


The intelligent connected world needs adaptable accelerated computing-








From Hardware to Software Programmable






Software Programmability How We Scale Application Development








The FPGA Software Programmability Stack





The Anatomy of an Accelerated Application



Explicit Execution Model Enabled by a Rich Runtime Library





The Application Development Environment







T+88 0+0+4+ 81	ENTER A THE STORN OF A	19	1344
I False Inter 1 5 *0	The second secon	Didata II * 0	
PONIST.	" Service the offen"s despent may be seprets and provides alongsts	A 4 4 + 4 *	
 Interpretation of control parameters Section 20000 Interpretation 200000 Interpretation 200000 Interpretation 200000 Interpretation 200000 Interpretation 200000 Interpretation 2000000 Interpretation 2000000000000000000000000000000000000	 Terrer data (startbracks thatmars (fluctuations)) Terrer data (startbracks thatmars (fluctuations)) Terrer data (startbracks that (startbrack)) Terrer data (startbracks that (startbrack)) Terrer data (startbracks that (startbrack)) Terrer data (startbr	(1) → 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 - 100 -	Backet Jack & Call The parts Colors Colors And Colors And Colors A
1 Discription 2 Deal Intel 2 Sold properties 3 phage properties		0	auggent is provided in the Ecliptor Jaco Table



High Performance Platform and Runtime Library Advanced FPGA Compiler

Productive IDE & Optimized Libraries

User Onboarding



The Benefits of SDAccel

> Platform and runtime library optimized for performance

- > HLS or RTL for acceleration kernel
- > Dedicated visualization, profiling and debug tools
- > Optimized libraries
- > Write once, deploy anywhere





Performance, Productivity, Portability





Scalability: Methodology, Onboarding and Support

> Comprehensive "how-to" guides

- >> SDAccel Programmer's Guide
- » SDAccel Optimization Guide
- » SDAccel Debug Guide

> Learn by practicing

- >> Over 50 examples to illustrate key concepts
- Expanding set of tutorials, aligned with methodologies

> Convenient access

- >> New "Getting Started" page
- >> Groups all onboarding resources
- >> On-premise and Cloud

2	Applications	Proc	ducts D	eveloper Zone	Support	About	۹
Xilinx - Adaj	ptable. intelligent. > Develo	oper Zone > SDAccel Deve	Hopment Environment		Debug and Opt elerated Applic	ations	
	Cing SDAccel Developmen Overview	t Environment Cloud-Based Acceleration	Accelerator Cards	Documentation	BUACEE FOR	Getting Starte	ed
SDAcce	el Essentials		Start In the AWS Clo	ud	Start in the Nimbix	Cloud	
📩 Dow	vnload SDAccel		🛓 Run Developer Labs, o	on-demand	Try the FPGA Devel	oper Program	
🖻 Try a	a tutorial (Github)		🔁 5 steps to start with C	/C++ kernels (Github)			
C Brow	wse SDAccel examples (C	Sithub)	🔁 5 steps to start with R	TL kernels (Github)			
	wse the documentation						
G Brow	wse the documentation						

www.xilinx.com/sdaccel

E XILINX

Methodology is the Key to Success




Scalability: SDAccel Optimized Libraries

> Rapidly expanding SDAccel portfolio

- >> Open Sourced whenever possible
- > Multiple levels of usage abstraction
 - >> L1: HLS Interface for use inside kernel
 - >> L2: C/C+ API for use as kernel
 - >> L3: C/C++ API w/overlay architecture

> Committed Investment by Xilinx

>> Roadmap driven by customer demand



Roadmap: FinTech, Graph & Statistics

E XILINX.



Scalability: Open Source Xilinx Runtime, Starting Today!


> All XRT source code now available on GitHub! <u>https://github.com/Xilinx/XRT</u>

> Friendly License Terms

- >> Apache: User Space Libraries
- >> GPL: Linux Kernel Drivers

> Full Commitment by Xilinx

- >> Well Documented
- >> Validation Test Suite
- >> Xilinx Gatekeeper



S XILINX.



Xilinx Runtime Library – Why Open Source?

> Foster Innovation

- >> Customers can focus on adding value on top of common components
- >> Opens collaboration with Xilinx on evolving the FPGA runtime

> Build Community

- An open Standard Runtime for FPGA acceleration
- >> Leverage the "Power of Many"

> Customers have been asking!

→ C û 🔋	🔒 GitHub, Inc. (US)) https://github.com/Xilinx/XI	RT/tree/2011 🛛 💀 💟	😭 🔍 🧟 Sear			II\ 🖽
Search or jump) to	Pull requests Issu	es Marketplace Explor	e		₽ + • (• •
	vate		O 1	Jnwatch + 27	★ Star 5	¥ Fork	35
<> Code (!) Issu	ues 23 🕅 Pull rec	quests 12 III Projects 0	🗉 Wiki 🔟 Insights	🔅 Settings			
Xilinx Run Time for	FPGA https://xilinx	.github.io/XRT				E	Edit
Manage topics							
0 700							
🕝 702 con	nmits	₽ 5 branches	🛇 1 release		22 con	tributors	
Branch: 2018.2_XDF -	Nmits View #433	∲ 5 branches	♥ 1 release Create new file	Upload files		tributors one or downloa	nd 🔻
Branch: 2018.2_XDF -		∲ 5 branches		Upload files	Find file C		
Branch: 2018.2_XDF - This branch is 47 cor	View #433				Find file C	one or downloa 33 🖹 Comp	are
Branch: 2018.2_XDF - This branch is 47 cor	View #433 mmits behind master. equest #422 from sarab96		Create new file		Find file C	one or downloa 33 🖹 Comp	are ago
Branch: 2018.2_XDF - This branch is 47 cor	View #433 mmits behind master. equest #422 from sarab90 Remove tests bu	5/2018.2_XDF	Create new file		Find file C	one or downloa 33 ≘) Comp a995f8 5 days a	ago ago
Branch: 2018.2_XDF - This branch is 47 cor stsoe Merge pull re build	View #433 mmits behind master. equest #422 from sarab90 Remove tests bu build doc and upo	5/2018.2_XDF ···	Create new file		Find file C	one or downloa 33 È) Comp sesfa 5 days a 9 days a	ago ago ago
Branch: 2018.2_XDF - This branch is 47 cor store Merge pull ro build in build in docs	View #433 mmits behind master. equest #422 from sarab90 Remove tests bu build doc and upp Updated XMA co	3/2018.2_XDF ···· ild directory and add time comman date docs/ with cmake	Create new file		Find file C	one or downloa 33 🖹 Comp seesfa 5 days a 9 days a 2 months a	ago ago ago ago
Branch: 2018.2_XDF - This branch is 47 cor store Merge pull re build docs src	View #433 mmits behind master. aquest #422 from sarab96 Remove tests bu build doc and upp Updated XMA co Add Apache licer	3/2018.2_XDF ···· ild directory and add time comman date docs/ with cmake de merged from git enterprise	Create new file d to make/cmake calls. (test testsuite (#409)		Find file C	one or downloa 33 🖹 Comp 995f8 5 days a 9 days a 2 months a 6 days a	ago ago ago ago ago ago
Branch: 2018.2_XDF - This branch is 47 cor store Merge pull re build docs src in tests	View #433 mmits behind master. equest #422 from sarab90 Remove tests bu build doc and upp Updated XMA co Add Apache licer Chery picking fro	bi2018.2_XDF ••• ild directory and add time comman date docs/ with cmake de merged from git enterprise nse and add test 000_verify in unit_	Create new file d to make/cmake calls. (test testsuite (#409) /sinfo message or (Find file C	one or downloa 33 🖹 Comp 9 days a 2 months a 6 days a 8 days a	ago ago ago ago ago ago
Branch: 2018.2_XDF - This branch is 47 cor store Merge pull re build docs src it tests Ggitignore	View #433 mmits behind master. equest #422 from sarab90 Remove tests bu build doc and upp Updated XMA co Add Apache licer Chery picking fro	5/2018.2_XDF •••• ild directory and add time comman date docs/ with cmake de merged from git enterprise nse and add test 000_verify in unit_ m HEAD. This will fix (avoid) any sy oprietary license with Apache 2.0 for	Create new file d to make/cmake calls. (test testsuite (#409) /sinfo message or (Find file C	ane or downloa 33 D Comp 9 days a 2 months a 6 days a 8 days a 14 days a	ago ago ago ago ago ago ago
Branch: 2018.2_XDF - This branch is 47 cor store Merge pull re build docs src it tests gittgnore HISTORY	View #433 mmits behind master. equest #422 from sarab96 Remove tests bu build doc and upo Updated XMA co Add Apache licen Chery picking fro Replace Xilinx pro	ild directory and add time comman date docs/ with cmake de merged from git enterprise use and add test 000_verify in unit_ m HEAD. This will fix (avoid) any sy oprietary license with Apache 2.0 for LICENSE file	Create new file d to make/cmake calls. (test testsuite (#409) /sinfo message or (Find file C	one or downloa 33 ② Comp 9 days a 2 months a 6 days a 14 days a 28 days a	ago ago ago ago ago ago ago ago

Xilinx Runtime

Xilinx Runtime (XRT) is implemented as as a combination of userspace and kernel driver components. XRT which supports both PCIe based boards and Zynq/MPSoC provides software interface to Xilinx FPGA. The key user APIs are defined in xchal2.h header file.



Acceleration Case Study: SumUp Analytics

> Company Summary

SaaS solution targeting financial professionals providing topic extraction, summarization and sentiment analysis


> Value Proposition

Accelerate this real time workload from many hours to minutes

> Approach

- >> Using SDAccel methodology
- >> Leveraging Xilinx Optimized Libraries (e.g. GEMM)
- >> Deployed on AWS F1 and Alveo for On-Prem application

SUMUP ANALYTICS



4X end-to-end acceleration improvement over an optimized software solution





Acceleration Case Study: Big Zetta Systems

> Company Summary

>> SaaS solution accelerating Big-Data computations

> Value proposition

Reduce TCO by accelerating Map-Reduce infrastructure bottlenecks like sort, shuffle, compression and merge with a Hadoop Plug-In


> Approach

- >> Using SDAccel methodology
- >> Developed sort and merge kernels using HLS
- >> Leveraging Xilinx LZ4 data compression
- >> Initial deployment on AWS F1












The Opportunity Why this Matters to You









Re-Inventing the Acceleration Business Model

> Technology Innovation Drives Business Innovation

- >> Explosive growth of "Cloud"
- >> FPGA computing on a standard platform
- > Much lower barrier to entry for building and deploying Acceleration Applications

>> No longer need to develop a custom product

> Many ways to scale your application

- >> Software as a Service (SaaS) on Cloud
- >> Develop & evaluate on Cloud, deploy on-premise



E XILINX.



The Advanced Compute Acceleration Platform

> Engineered for Acceleration from the ground up

- >> Hardened hardware platform
- Hardened array of programmable engines for Machine Learning and other computational intense workloads
- >> Rich fabric and advanced DSP for custom kernels
- >> High speed Network-on-Chip for data communication
- Embedded Application Processors for host offload and Edge acceleration



Turbocharge Existing Applications, Create the Next Generation of Applications





The Era of FPGA Acceleration is Now

Favorable Conditions for Business Success

> FaaS, Cloud Adoption, Alveo boards and platforms

Xilinx is Committed to Scaling Application Development

> Methodology, Development Tools, Libraries, Community and Support

Get on Board!

> The Advanced Compute Acceleration Platform will change the game





XILINX DEVELOPER FORUM

Abstract

State of Scaling FPGA Application Development

Speaker: Dan Gibbons

Duration: 45 minutes

Abstract: FPGAs have been established in the industry as mainstream acceleration devices and Xilinx is leading the industry in FPGA as a Service (FaaS) with our flagship deployment in AWS F1 and with most major cloud providers. FPGAs true potential can be reached with a rich ecosystem of accelerated applications. Historically FPGAs have been programed using Hardware Description Languages and were considered difficult to use by software developers. But this paradigm is rapidly changing. Xilinx has been investing substantially to create a rich environment for enabling far more developers to tap into the power of FPGA acceleration. For software developers we are offering a native experience with vastly improved Ease of Use and for those with prior FPGA experience we are offering a whole new level of development productivity. Come learn about our vision for software programmability, our progress and roadmap, and why, as an active or potential FPGA application developer, this is important for you.

