

SDSoC, ML, and Embedded Vision

Presented By

Rob Armstrong Sr. Product Marketing Manager, Xilinx, Inc. October 1-2, 2018



- >The world is changing, adapting quickly to leverage machine learning
- > Algorithms must scale from the cloud to the edge
- >How can we quickly and easily develop and deploy complex systems?









Integrated Xilinx-Deephi Roadmap

Xilinx AI Development



Development Environment

What is **SDSoC**

- > SDSoC Software Defined System-on-Chip is a development environment tailored to tightly coupled hardware/software designs
- > Allows seamless integration of hardware and software
- > Automates and streamlines memory allocation, cache management, DMA, and device interaction
- > The SDx development environment provides the SDSoC and SDAccel tools with a common infrastructure
 - Eclipse-based IDE with support for project creation, emulation, performance estimation, implementation, and debug
 - Implement heterogeneous embedded systems easily, combining multiple hardware accelerators, multiple applications, etc. all in one environment



Software/Hardware Interaction

> SDSoC can combine hardware from multiple sources

- >> Your own RTL, either in the platform or in the form of C-callable IP libraries
- >> IP from third parties
- >> IP generated with other Xilinx tools such as System Generator
- >> The Xilinx high-level synthesis tool
- > Abstracting the mechanism of moving data between PS and PL (and using optimized methods) enables faster design
- In-depth system profiling and analysis tools help to identify and resolve system performance bottlenecks early and fix quickly
- > Graph-based system analysis optimizes block-level connectivity
 - >> Data is where it needs to be, when it needs to be there



SDSoC's System Level Profiling

	
	Bitter function Image: State Sta
Specify C/C+- for Accel	14.4 rgt_up05yther 10.7 10.7 510 520 9xter/Style seted_state

> Rapid system estimation in minutes

- >> No synthesis and place-n-route
- Reports both performance and hardware utilization

> Automated performance measurement

- >> Runtime measurement of cache, memory, and bus utilization
- >> HW-SW event trace showing time for accelerator IPs, data mover IPs and software overhead



Full System Optimizing Compiler



> Full system from C/C++

- » Automated function acceleration in PL
- >> Up to 100X increase in performance vs. software
- System optimized for latency, bandwidth, and hardware utilization
- > C/C++ pragma to override the connectivity architecture for power users





















Designing with High-Level Synthesis

- Designing, verifying, and implementing IP with C-based design has never been easier
- > Data flow analysis, timing analysis, and other tools make fine-tuning accelerators for performance easy
- > Quick turn times and C-based unit verification help to catch functional errors early in the design cycle
- > Complete HW design environment using standard C/C++





QEMU / RTL emulation

- > Run software with generated RTL without firmware build
- > User flow parallels hardware flow for build, debug, and launch run
- > Visibility into hardware design after OS boot





Can it Handle My Design?





Machine Learning

Machine Learning Applications for Xilinx



And there are many more ...



E XILINX.

Edge ML

Recap of Xilinx Value Proposition in Edge ML

Xilinx offers the optimal tradeoff among latency, power, cost, flexibility, scalability & time-to-market for Edge ML





2012

CPU

GPU

Xilinx

Unique, Patented Deep Learning Acceleration Techniques



- > Best paper awards for breakthrough DL acceleration
- > Xilinx compression technology can:
 - >> Reduce DL accelerator footprint into smaller devices
 - >> Increase performance per watt (higher performance and/or lower energy)





Unique Pruning Technology Provides a Significant Advantage





DeePhi Solution Stack for Deep Learning



DNNDK Overview

- > DECENT (DEep ComprEssioN Tool)
- > DNNC (Deep Neural Network Compiler)
- > DNNAS (Deep Neural Network ASsembler)
- > Runtime N²Cube (Cube of Neural Network)
- > DPU Simulator
- > Profiler DSight





Framework Support

Caffe

- Pruning tool @Caffe
- Quantization tool @Caffe

Darknet



- Pruning tool@darknet
- Quantization tool@darknet
- Convertor for caffe deploy
- Yolo V2 compression











Step 1 – Write It

These DNNDK APIs would wrap the C-callable IP 'caller' functions inside!

int main(ovid) {

/* DPU Kernels/Tasks for running ResNet-50 */
DPUKernel* kernelConv;
DPUKernel* kernelFC;
DPUTask* taskConv;
DPUTask* taskFC;
/* Attach to DPU driver and prepare for running*/
dpuOpen();
/* Create DPU kernels for CONV & FC Nodes in ResNet-50 */
kernelConv = dpuLoadKernel(KERNEL_CONV);
kernelFC = dpuLoadKernel(KERNEL_FC);
/* Create DPU Tasks for CONV & FC Nodes in ResNet-50*/
taskConv = dpuCreateTask(kernelConv, 0);
taskFC = dpuCreateTask(kernelFC, 0);

/* Run CONV & FC Kernels for ResNet-50 */
runResnet50(taskConv, taskFC);

/* Destroy DPU Task & free resources */
dpuDestroyTask(taskConv);
dpuDestroyTask(taskFC);
/* Destroy DPU Kernels & free resources */
dpuDestroyKernel(kernelConv);
dpuDestroyKernel(kernelFC);
/* Dettach from DPU driver & free resources */
dpuClose();

ResNet-50 example

return 0;

dpuOpen() dpuClose() dpuLoadKernel() dpuDestrovKernel() dpuCreateTask() dpuRunTask() dpuDestroyTask() dpuEnableTaskProfile() dpuGetTaskProfile() dpuGetNodeProfile() dpuGetInputTensor() dpuGetInputTensorAddress() dpuGetInputTensorSize() dpuGetInputTensorScale() dpuGetInputTensorHeight() dpuGetInputTensorWidth() dpuGetInputTensorChannel() dpuGetOutputTensor() dpuGetOutputTensorAddress() dpuGetOutputTensorSize() dpuGetOutputTensorScale() dpuGetOutputTensorHeight() dpuGetOutputTensorWidth() dpuGetOutputTensorChannel() dpuGetTensorSize() dpuGetTensorAddress() dpuGetTensorScale() dpuGetTensorHeight() dpuGetTensorWidth() dpuGetTensorChannel() dpuSetIntputTensorInCHWInt8() dpuSetIntputTensorInCHWFP32() dpuSetIntputTensorInHWCInt8() dpuSetIntputTensorInHWCFP32() dpuGetOutputTensorInCHWInt8() dpuGetOutputTensorInCHWFP32() dpuGetOutputTensorInHWCInt8() dpuGetOutputTensorInHWCFP32()

DNNDK Programming C/C++ API



Step 2 – Compile It





Step 3 – Run It

SDx Example Store			\odot \odot \odot	Debug - lab3.gr	rebuilt/SDDebug/_sds/swstubs/standalone_bsp/ps7_cortexa9_0/libre/standalo	ne_v5_1/src/_exit.c - Xilinx SDSoC	
SDx Example Store				File Edit Source	Refactor Navigate Search Project Xilinx Tools Run Window Help		1.4
You can browge and gearsh the quailable examples	and install to your local drive			(2* a c a).		GALEN INTERPORT	Quick Access SDSoC Debug
You can browse and search the available examples	s and install to your local drive.			* Debug 27	策 2	1 😥 🤝 🗉 🛛 🕫 Varia 🕫 💁 Brea	K. Ill Regist. 💽 XMD 🔳 XSD8 🖬 Modul. 🧮 🖽
Name	Installed	Details:		+ @ ABM C ≡ 0x00	onex-A9 MPCore #0 (Breakpoint _exit) 1110488 exit(): _exit.c. line 43	Name	E =t ⊕ E = ¥ ₩ E E *
▷ 🗁 SDAccel Examples		Name: Matri	x Multiplication and Addition (area reduced)		011071c exit()	ti≯ status	sint32 1584228
▷ 🗁 SDSoC Examples		Description: Imple	mentation of an area-reduced 32x32 matrix multiplication followed	ARM C	omex-A9 MPCore #1 (Suspended)	*	
▽ 🗁 SDx Examples		by a matrix addition using 4-byte float values. In this version, the code is		by a matrix addition using 4-byte float values. In this version, the code is		₩ K	
▼ 🗁 xc7z010		parall	elized less which results in less resource usage (to fit on smaller	R main.cpp R	_exit: N		TO StOutine 12 E 12 N x2 + N TO
✓ Matrix Multiplication (area reduced)	Installed	functi	on 'mmult()' and 'madd()' are marked for hardware, and you can build	T Binclude o	mistid ba		u xil_types.h
✓ Matrix Multiplication (area reduced, Fre	eeRTOS) Installed	the pr	oject. SDSoC pragmas are used to specify the amount of data that	#include >	il_types.h"		 _exit(sint32) :void
💙 Matrix Multiplication and Addition (are	a reduced) Installed	will b	e transferred to the accelerator.	#/*_exit -	Simple implementation. Does not return.		
✓ Matrix Multiplication Data Size (area re	educed) Installed	Revision: 1.0		attribute	((weak)) void _exit (sint32 status)		
Pipelined Matrix Multiplication (area re	duced) Installed	Author: Xilinx	, Inc.	(void)sta	tus;		
🕨 🖻 hls_lib				while (1)			
✓ Array zero_copy ('Short' build time)	Installed						
✓ Color Space Conversion - RGB/HSV	Installed						1.1
✓ Emulation Example	Installed						
✓ File IO Video Processing	Installed			a Target Conn. 2	° 🗇 📴 Console 🗟 Tasks 🍠 Terminal 1 🗉 🚨 Problems 🧿 Executab	0 Memory 🗢 🗆 🔡 SDK Log 🖾	B G = 0
✓ Host Global	Installed			- Ge Hardware Se	そ ピ Ner Serial: (COM4, 115200, 8, 1, None, None - CONNECTED) - Encoding:		: Launching XSOB server: xsdb.bat -s C -
				Einux TCF Ag	est Testing with A_NRONS - A_NCOLS - B_NCOLS - B_NRONS	- 32 · 17:49:11 INFO	: System reset is completed.
SDSoC - labn/project.sdsoc - Xilinx SDSoC		Classifica	tion of PerNet50/mlinaro-developer	- OEMU Talga	Load image : ILSVRC2012 test 06	054939.JPEG	PPOA CONFIGURED SUCCESSIONAL MICH DI
File Edit Navigate Search Project Xilinx Tools Ru	un window Help	Classifica	bon of Residerbolg/Inaro-developer				
	\$P (P ▼ C) ▼	- Page 18	A CONTRACTOR OF	1921426	Run ResNet50 CONV layers		
Project Explorer 🛛 📄 🤹 🖤 🔍 🖻 🔤	Klabn 🛛	1.2.4	A A A A A A A A A A A A A A A A A A A	A line	DPU CONV Execution time: 6383	8us	
 Includer 	SDSoC Project Overview	1.45.7	AND A REAL AND A STREET	1.S.Y. Kan	DPU CONV Performance: 120.774	GOPS	
A C SIC					Run ResNet50 FC layers		
A 🖻 madd.cpp	General	1000		121	DPU FC Execution time: 92805	IDC	
madd.h	Project Name Tabn	10000		Contraction of the second	top[A] prob = A 8AA33A pame =	wood rabbit cott	ontail cottontail rabbit
stdlib.h	Platform zc702	1 m		Des YAY	top[1] prob = 0.139077 name =	hare	oncare, corconcare rabbie
 madd(noat), noat), noat) : void (H) madd.h 	OS Linux	25			top[2] prob = 0.024168 name =	hornbill	
🕖 🗟 main.cpp	Root Function main			A A	top[3] prob = 0.011416 name =	pelican	
 Immult.cpp 		3.		Sal - Par	top[4] prob = 0.008891 name =	bittern	
M mmulth	Hardware Functions	AN					
stalo.n	madd Clearly Eventeen (0.00)	100.000		KAK IN	<pre>Load image : ILSVRC2012_test_00</pre>	034053.JPEG	
mmult(float[], float[], float[]): void [H]	mmult Clock Frequency (MHz)	100.000			Due DeeNetEO CONV Jevees		
mmult_kernel(float[][], float[][], float[])	Open		A CONTRACT AND A CONTRACT		RUN RESNETSO CONV Layers	7.05	
🕖 🖻 mmulth	Open Call Hierarchy Ctrl+	Alt+H			DPU CONV Execution time: 0300	GOPS	
× project.sdsoc	Сору	Ctrl+C		A CONTRACT	Run ResNet50 FC lavers	5015	
	Paste Refactor	Ltri+V		All and and a second	DPU FC Execution time: 935us		
	Dedention		A STATE AND AND A STATE		DPU FC Performance: 4.27808GC	PS	
	References	The second	A REAL PROPERTY AND A REAL	S A ROAD	top[0] prob = 0.998389 name =	thatch, thatched	roof
	Taggie Provinciat	1000	AN A STATE OF THE ASSAULT OF THE ASS	Notes and the	top[1] prob = 0.000552 name =	tile roof	
•		and the	NAMES OF THE PARTY OF THE PARTY OF THE	A PARTY AND	top[2] prob = 0.000158 name =	cliff dwelling	
	Vivado HLS	S.C.C.	and the second of the second of the second	24 100 100	top[3] prob = 0.000158 name =	bell cote, bell c	ot
111	Vivado nLS	the state of the s				castle	



A Long Time for Every Build?

No! Once for all

SdSoC's system optimizing compiler will compare the new data motion network with the previous one. If they are the same, then there is no need to regenerate the Vivado project. Each subsequent build will only take a few seconds. However, you need to make sure to:

- Use the same C-callable IP library
- Use the same platform
- Use the same project settings
- At least call dpuOpen() in the code

Generating data motion network

INF0: [DMAnalysis 83-4494] Analyzing hardware accelerators...
INF0: [DMAnalysis 83-4497] Analyzing callers to hardware accelerators...
INF0: [DMAnalysis 83-4444] Scheduling data transfer graph for partition 0
INF0: [DMAnalysis 83-4446] Creating data motion network hardware for partition 0
INF0: [DMAnalysis 83-4448] Creating software stub functions for partition 0
INF0: [DMAnalysis 83-4448] Generating data motion network report for partition 0
INF0: [DMAnalysis 83-4450] Generating data motion network report for partition 0
INF0: [DMAnalysis 83-4450] Generating caller code
Skipping block diagram (BD), address map, port information and device registration for partition 0
Rewrite caller functions





Vision Libraries

OpenCV Support with Automatic HW Acceleration



Cross-compile OpenCV application to Zynq (ARM A9/A53)



Profile and identify bottleneck functions



Minimal changes to the code and set functions to hardware. Compile using SDSoC



NameClock Frequency (MHz)stereoRectify300stereoLBM300

main(){

cv::imread(A);
xF:stereoRectify<line>(A,B,C,D);
xF:stereoLBM<win,n_disp>(C,D,out);
cv::imshow(out);









	Time [%] 🕶	Time
		4504 ms (100 %)
OpenCV		4500 ms (100 %)
		4370 ms (97,1 %)
		4370 ms (97,1 %)
//		3474 ms (77,2%)
main(){		3473 ms (77,2 %)
		3471 ms (77,2%)
cv::imread(A);		3412 ms (75,8 %)
cv::stereoRectify(A,B,C,D);		2597 ms (57,7 %)
cv::stereoLBM(C,D,out);		2274 ms (50,5 %)
cv::imshow(out):		1933 ms (43%)
		1895 ms (42,1 %)
		1782 ms (39,6 %)
		1593 m s (35,4 %)
		1567 ms (34,8 %)
		1444 ms (32.1 %)

The second secon

xfOpenCV: 50+ Most Needed OpenCV Functions

Basic Functionality	Geometric Transforms	Image Processing and Filters	Feature Detection and Classifiers	3D Reconstruction	Motion Analysis and Tracking
Absolute difference	Scale/Resize	Box	Canny edge detection	StereoLBM	Mean Shift Tracking (MST)
Accumulate	StereoRectify	Gaussian	Fast corner		LK Dense Optical Flow
Accumulate squared	Warp Affine	Median	SVM (binary)		
Accumulate weighted	Warp Perspective	Sobel	Harris corner		
Arithmetic addition	Remap	Custom convolution	Histogram of Oriented Gradients (HOG)		
Arithmetic subtraction		Equalize Histogram	Hough Lines		
Bitwise: AND, OR, XOR, NOT		Dilate			
Pixel-wise multiplication		Erode			
Channel combine		Bilateral			
Channel extract		OTSU Thresholding			
Color convert		Thresholding			
Convert bit depth		Image pyramid			
Table lookup		Color Detection			
		Integral image			
		Gradient Magnitude			
		Histogram			
		Gradient Phase			
		Min/Max Location			
		Mean & Standard Deviation			



Custom CV Function / Library Creation Flow



Cross-compile





Assign functions to hardware. Compile using SDSoC



Run on the board

main(){

cv::imread(A); xF:stereoRectify<line>(A,B,C,D); xF:stereoLBM<win,n_disp>(C,D,E); CUSTOM_CV(E,out); cv::imshow(out); CUSTOM_CV(E,out) {
 #pragma HLS PIPELINE
 for(...) {
 #pragma HLS UNROLL
 for(...) {
 ...
 }

HW functions					
Name	Clock Frequency (MHz)				
stereoRectify	300				
stereoLBM	300				
CUSTOM_CV	300				







3

LINAL Course of Lange



Building a Real System

Building a Real System

> Components are great, but you still need to tie them together to build something!

> Real block diagrams are usually not at all simple...



> How do we easily tie all of this together? Move data efficiently?



Frameworks!

> Flexible frameworks for combining video plugins, etc. already exist

- >> Gstreamer is an extremely common open-source framework
- Streamer allows you to build flexible, graph-based representations of data transfers in video systems with arbitrary topologies
 - >> Handles buffer allocation and management, pipeline configuration, etc.
 - > Xilinx has developed plugins (and plugin templates) for hardware and IP video functions along with accelerators
- > Use hardware that's available, such as the VCU, HDMI, Ethernet, etc. with preprovided plugins
- > Then, use a combination of C-callable hardware libraries like xf::OpenCV and your own custom algorithms to glue everything together
- > Take advantage of off-the-shelf C-callable libraries for machine learning and pretraing, pre-optimized networks – or create your own!



With the Framework





Do I have to use Gstreamer?

> No!

- > Frameworks like gstreamer make building complex topologies easier, but you don't have to use them
- > You are completely free to adapt these resources to your own topologies with your own custom software, frameworks, and libraries
- > Our goal is to enable flexible, adaptable embedded vision systems leveraging machine learning and embedded vision processing
- > Low-level interactions with APIs for video, especially under Linux, can be complex
 - >> Even if you don't intend to use them in a final design, tools like gstreamer can help you get started quickly!



Summary

Xilinx Makes Adaptable ML Video Systems Easy

- In the accompanying workshop session, we go from a design template to a working machine learning dinference design in roughly an hour
 - >> Not, of course, including network training which is more time consuming
- > You can add ML processing to your own designs with relative ease using C-Callable IP Libraries in SDSoC
- > Leverage gstreamer plugins to enable configurable vision pipelines



Xilinx Focus on Embedded Vision

- > Artificial intelligence and embedded vision are rapidly changing the world
- > Designers must be agile, adapting to evolving technologies quickly
- > Xilinx provides a significant advantage with easy to use, powerful tools:
 - >> Deep-learning
 - >> Accelerated software libraries
 - >> Sensor Boards and Kits



Diverse set of applications, only limited by your imagination





Evaluate SDSoC

> SDSoC is available today from Xilinx <u>https://github.com/Xilinx/SDSoC-Tutorials</u>

Explore Machine Learning

> Contact your Xilinx representative for more information on edge and cloud machine learning IP, reference designs, and development kits

Explore Computer Vision

> Hardware-accelerated OpenCV functions are available on GitHub today! <u>https://github.com/Xilinx/xfopencv</u>



XILINX DEVELOPER FORUM