# Conversation with Xilinx Research Labs

CTO Organization October 2018



#### **Xilinx Research Mission**

#### Drive technology innovation to increase growth and value of Xilinx

- > Enable New Users
- > Open New Markets
- ➤ Create New Value
- > Win Mindshare of Innovators



#### **Research : Pathfinding & Differentiation**



### **Xilinx University Program Mission**

Empower academic teaching, research, and entrepreneurship with Xilinx technologies

- > Provide support for teaching, training professors, workshops, hackathons
- > Give students access to our latest technology
- > Enable new business and technical opportunities through research partnerships



# **Our Corporate Mission**

# Building the Adaptable Intelligent World





### **Our Strategy**



### **Adaptive Computing**



#### **Adaptive Compute Acceleration Platform (ACAP)**



#### **Data Center**





Production Boards Compute, Networking, Storage

FPGA as a Service (FaaS)



### **Enabling Software Developers**



- > PYNQ : Python Productivity on Zynq
- > FINN : Software framework for reduced precision Neural Networks
- > Programming SmartNIC using the P4 language and NetFPGA
- > RapidWright : A framework for fast and efficient implementation of modular design
- > Engaging with Xilinx University Program



# Python Productivity for Zynq

Presented By

Patrick Lysaght Senior Director 1<sup>st</sup> Oct 2018



#### **Overview**

- > More productivity
- > Enabling technologies
- > Open source
- > PYNQ
- > Next steps
- > Research opportunities









# PYNQ Python Productivity on Zynq





Domain Experts Software Engineers





Embedded software Engineers





Hardware Engineers New users are not always hardware designers, or embedded systems designers



Enable more people to program Xilinx processing platforms, more productively

#### AND

Offers more rapid development for h/w designers and embedded s/w engineers

### Python is increasingly the language of choice

#### Top Programming Languages, IEEE Spectrum, July'18

	Language Rank	Types	Spectru	m Ranking
	1. Python		100.0	
	<b>2.</b> C++	D 🖵 🏨	98.4	
J	3. C	D 🖵 🏨	98.2	
	4. Java	⊕ 🕽 🖵	97.5	
	5. C#		89.8	Pvthon is listed as an
	6. PHP	$\oplus$	85.4	embedded language
	7. R	Ţ	83.3	for the first time
	8. JavaScript	$\oplus$	82.8	
	9. Go		76.7	
	10. Assembly		74.5	

https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages

Standard Python comes with comprehensive libraries but also has a huge external ecosystem



#### Python is the fastest growing language: driven by data science, AI, ML and academia



#### **Jupyter Notebooks to JupyterLab IDE**



#### 2017 ACM Software System Award

#### Jupyter ... Julia, Python, R

Default engine of data science

2+ million GitHub notebooks

Taught to 1,000+ Berkeley students every semester

Next-gen browser IDE

**Includes Jupyter Notebooks** 



### PYNQ Python productivity for Zynq



### **PYNQ's Ubuntu-based Linux**



### **PYNQ provides Linux drivers for PS-PL interfaces ...**

### wrapped in Python libraries

Zynq



### PYNQ is a Framework



### Software-style packaging & distribution of designs

#### Enabled by new *hybrid packages*



Download a design from GitHub with a single Python command:

pip install git+https://github.com/Xilinx/pynqDL.git

### Load the downloaded resizer design into Zynq

Zynq



from pynq import Overlay
resizer = Overlay('./resizer.bit')



PYNQ automatically configures many design parameters based on data parsed from hybrid package

**E** XILINX.

#### **Notebook Examples**



#### Display the image in buffer

Note : The input\_array has to be copied into the contiguous memory array(deep copy).

In [10]: in\_buffer[0:691200] = input\_array # in\_buffer size = 640\*360\*3 (height x width x depth) buf\_image = Image.fromarray(in\_buffer) display(buf\_image)





Hardware accelerated re-sizing



#### Run the Resizer IP

Now we will push the data from input buffer through the pipeline to the output buffer. Providing scalar inputs and running the kernel



In [11]: # We setup resizer and DMA IPs using MMIO interface before we stream image data to them # Write dimensions data to MMIO registers of resizer resizer.write(0x10, old\_height) # 0x10 = src rows resizer.write(0x18, old\_width) # 0x18 = src cols resizer.write(0x20, new\_height) # 0x20 = dst rows resizer.write(0x28, new\_width) # 0x28 = dst cols

#### def run kernel():

dma.sendchannel.transfer(in\_buffer) dma.recvchannel.transfer(out\_buffer) resizer.write(0x00,0x81) # start dma.sendchannel.wait() dma.recvchannel.wait()

run\_kernel()

© Copyright

result = Image.fromarray(out\_buffer) display(result) print("Resized in Hardware(PL): {}x{} pixels.".format(new\_width, new\_height))



Resized in Hardware(PL): 320x180 pixels.



### **Activity Snapshots**



#### DAC Contest -

#### 2018 DAC System Design Contest on Low Power Object Detection





Team Name	IoU	Power (mW)	FPS	TS
TGIIF	0.623798	4200	11.9553	1.267469397
SystemsETHZ	0.491926	2450	25.9678	1.179449366
iSmart2	0.5733	2590	7.3488	1.163665782
	Nvid	ia TX2 Pascal P	erformance	
Team Name	Nvid IoU	ia TX2 Pascal P Power (mW)	erformance FPS	TS
Team Name ICT-CAS	Nvid IoU 0.6975	ia TX2 Pascal P Power (mW) 12577	erformance FPS 24.55	TS 1.373729
Team Name ICT-CAS DeepZ	Nvid IoU 0.6975 0.6911	ia TX2 Pascal P Power (mW) 12577 13271	erformance FPS 24.55 25.30	TS 1.373729 1.359707





#### **Next steps: scaling across Platforms and Domains**



**E** XILINX.

### **New PYNQ-Z2 Board available now**



#### \$119 to everyone in US

- New PYNQ reference platform
- New stereo audio with on-board codec
- New Raspberry Pi connector
- Open source design
- Manufactured by TUL in Taiwan
- Distributed by Newark & Newegg
- Academic discounts & donations available

### New Research Opportunities: RFSoC and JupyterLab





- State-of-the-art BIG DATA analysis
- State-of-the-art BIG DATA interactive visualization
- Opportunities: ML and SDR
  - Cognitive & agile radios



### **Edge-to-cloud SDR with Machine Learning**



Inner loop/s:

- Real-time control
- Localized ML
- Local communication between nodes

#### Outer loop:

- Heavy duty ML
- Aggregated across edge nodes
- Longer timescale ML

'No future SDR will be complete without machine learning'

### **Edge-to-cloud Co-design Opportunities**



Common JupyterLab tools at edge and cloud

PYNQ enables ML experts and radio engineers to focus on their 'value-add'

#### Edge-to-cloud co-design trade-offs:

- Maximize on-chip processing
- Minimize edge-to-cloud data exchange
- Exploit scalability of cloud processing
- Aggregate intelligence between and across multiple edge nodes
- Co-optimize the above for best system performance









pynq.readthedocs.org

pynq.io

github.com/Xilinx/PYNQ



tul.com.tw/ProductsPYNQ-Z2.html



pynq.io/support





Home Get Started Boards Community Source Code Support

Applications pillon jupyter

Software ARM.

SDSoC A

Hardware

VIVADO!

#### What is PYNQ?

PYNO is an open-source project from Xilinx® that makes it easy to design embedded systems with Xilinx Zyng® Systems on Chips (SoCs).

Using the Python language and libraries, designers can exploit the benefits of programmable logic and microprocessors in Zyng to build more capable and exciting embedded systems. PYNQ users can now create high performance embedded applications with

- parallel hardware execution
- high frame-rate video processing
- hardware accelerated algorithms
- real-time signal processing
- high bandwidth IO
- low latency control

#### Who is PYNQ for?

PYNQ is intended to be used by a wide range of designers and developers i

- · Software developers who want to take advantage of the capabilities of without having to use ASIC-style design tools to design hardware.
- · System architects who want an easy software interface and framework of their Zyna desian.
- Hardware designers who want their designs to be used by the widest presented and the second se



A Python productivity for Zynq



Cut resolution time for Python errors from 5 hours to 5 minutes with Sentry.

Docs » PYNQ Introduction

C Edit on GitHub

#### **PYNO** Introduction

Xilinx® makes Zyng® and Zyng Ultrascale+<sup>™</sup> devices, a class of programmable System on Chip (SoC) which integrates a multi-core processor (Dual-core ARM® Cortex®-A9 or Quad-core ARM® Cortex®-A53) and a Field Programmable Gate Array (FPGA) into a single integrated circuit. FPGA, or programmable logic, and microprocessors are complementary technologies for embedded systems. Each meets distinct requirements for embedded systems that the other cannot perform as well.

#### **Project Goals**

The main goal of PYNQ, Python Productivity for Zynq, is to make it easier for designers of embedded systems to exploit the unique benefits of Xilinx devices in their applications. Specifically, PYNQ enables architects, engineers and programmers who design embedded systems to use Zynq devices, without having to use ASIC-style design tools to design programmable logic circuits.

PYNQ achieves this goal in three ways:

 Programmable logic circuits are presented as hardware libraries called overlays. These overlays are analogous to software libraries. A software engineer can select the overlay that best matches their application. The overlay can be accessed through an application programming interface (API). Creating a new overlay still requires engineers with expertise in designing programmable logic circuits. The key difference however, is the build once, re-use many times paradigm. Overlays, like software libraries, are designed to be configurable and re-used as often as possible in many different applications.



📋 💽 🔕 📓 🖻 🔮 📖 🛄



# Machine Learning: FINN

Presented By

Kees Vissers Fellow October 1, 2018





#### **Increasing Range of Applications use Machine Learning**



#### **Popular Neural Networks**



#### The use of Frameworks for inference on FPGAs



#### **Architectures for Deep Learning**




### **Range of architectural solutions for Inference on FPGA**



**E** XILINX.

### **DPU Specialization**

Xilinx DPU XDNN (Cloud/CNN) Aristotle (Edge/CNN) Descartes (Edge/Cloud LSTM)

https://github.com/Xilinx/ml-suite http://deephi.com Spectrum of Options

Xilinx FINN

https://github.com/Xilinx/FINN https://github.com/Xilinx/BNN-PYNQ https://github.com/xilinx/LSTM-PYNQ

Using Pynq see <u>http://pynq.io/ml</u>





### **FINN: Reduced Precision and retraining**





**E** XILINX.

Notation: 3b/5b: 3 bit weights/ 5 bit activation

### **FINN: Design Space Exploration**



## FINN Concepts dataflow implementation of Neural Networks

Caffe theano O PyTorch



### **Heterogeneous Streaming Architecture**



- > One hardware layer per BNN layer, parameters built into bitstream,
- > Design for balanced throughput
  - >> Allocate compute resources according to FPS and network requirements
- > Streaming: Maximize throughput, minimize latency
  - >> Overlapping computation and communication, batch size = 1, sliding windows between the layers

### FINN: for binarized neural networks, training in Caffe



**E** XILINX.

### **BNN- PYNQ: reduced precision networks + training**



Theano and BinaryNet

Training Scripts available for network examples
How-to set-up the training environment
Support for arbitrary precision on Theano



Network parameters exporting

Python scripts to export weights and generate thresholds @ target precision
Loaded at runtime



<sup>′</sup>Network description in VHLS (C++)

Relying on a validated HLS library
Including all most common layers
Examples available for multiple networks and multiple precisions

Bitstream generation • Scripts targeting multiple supported platforms (PYNQ-Z1, PYNQ-Z2, Ultra96) PYNQ

Runtime for PYNQ platforms

•Stack of SW, wrapped in a python class easy to use in jupyter environment

### LSTM – PYNQ: environment for LSTM with training

#### Pytorch-ocr

Small training library for OCR with Pytorch using a LSTMbased network
Can be extended to different OCR datasets
Export of a trained quantized network's description and weights Pytorchquantization •Support for training of quantized LSTMs and FC at arbitrary multi-bit precision •Low-level export API of quantized layers

**O** PyTorch



Bitstream generation • Scripts targeting PYNQ-Z2 •Baked in pernetwork weights and config Runtime for PYNQ platforms •Stack of SW, wrapped in a python class

easy to use in jupyter environment

### **Repositories**

- https://github.com/Xilinx/FINN
- https://github.com/Xilinx/BNN-PYNQ
- https://github.com/xilinx/LSTM-PYNQ
- > <a href="https://github.com/Xilinx/pytorch-quantization">https://github.com/Xilinx/pytorch-quantization</a>
- > https://github.com/Xilinx/pytorch-ocr
- https://github.com/Xilinx/QNN-MO-PYNQ
- <u>http://www.pynq.io</u>
- http://www.pynq.io/ml
- <u>https://github.com/Xilinx/ml-suite</u>
- > http://www.ultra96.org
- > <u>http://deephi.com</u>



- > FPL'18: FINN-L: Library Extensions and Design Trade-off Analysis for Variable Precision LSTM Networks on FPGAs
- > FPL'18: BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing
- > FPL'18: <u>Customizing Low- Precision Deep Neural Networks For FPGAs</u>
- > ACM TRETS, Special Issue on Deep Learning: <u>FINN-R: An End-to-End Deep- Learning Framework for Fast Exploration</u> of Quantized Neural Networks
- > ARC'18: <u>Accuracy to Throughput Trade-Offs for Reduced Precision Neural Networks on Reconfigurable Logic</u>
- > CVPR'18: SYQ: Learning Symmetric Quantization For Efficient Deep Neural Networks
- > DATE'18: Inference of quantized neural networks on heterogeneous all-programmable devices
- > ICONIP'17: <u>Compressing Low Precision Deep Neural Networks Using Sparsity-Induced Regularization in Ternary</u> <u>Networks</u>
- > ICCD'17: <u>Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic</u>
- > PARMA-DITAM'17: <u>Scaling Binarized Neural Networks on Reconfigurable Logic</u>
- > FPGA'17: FINN: A Framework for Fast, Scalable Binarized Neural Network Inference
- > H2RC'16: <u>A C++ Library for Rapid Exploration of Binary Neural Networks on Reconfigurable Logic</u>



# Conversation with Xilinx Research Labs: P4 and NetFPGA

Presented By

Gordon Brebner Distinguished Engineer 1 October 2018



### **Open source programmable networking on FPGA**



P4 programming language for packet processing



NetFPGA platform for line-rate packet processing





Automated workflow for running P4 on NetFPGA



© Copyright 2018 Xilinx



### **Benefits of Programmable Networking (... or FPGA in fact)**





- > Language first appeared in paper published in July 2014
- > Three goals:

Ρ4

- >> Reconfigurability in the field reprogramming of networking equipment
- >> Protocol independence not tied to any specific networking protocols
- >> Target independence not tied to any specific networking hardware
- > P4 consortium (P4.org) set up in 2015 now an open source Linux Foundation project
  - >> Xilinx was a founding member of P4.org
  - >> Now has >100 members

#### > P4 has emerged as the *de facto* standard language for packet processing

### P4 language elements



### P4 "Hello World" (networking style) example

```
control MyDeparser(packet_out packet, in headers hdr) {
#include <core.p4>
#include <XilinxSwitch.p4>
                                                               apply { }
                                                           }
struct user meta t {}
struct headers {}
                                                            XilinxSwitch( MyParser(), MyPipe(), MyDeparser() ) main;
parser MyParser(packet in packet, out headers hdr,
   inout user meta t meta,
   inout std meta t std meta) {
      state start { transition accept; }
}
control MyPipe(inout headers hdr, inout user_meta_t meta,
              in std meta t std meta) {
                                                                       Key
                                                                                   Action Name
                                                                                                             Action
   action set egress port(bit<9> port) {
      std meta.egress port = port;
                                                                                                              Data
  table forward {
                                                                                                                2
                                                                         1
                                                                                 set egress port
     key = { std meta.ingress port: exact; }
      actions = {
        set egress port;
                                                                         2
                                                                                 set egress port
        NoAction;
     size = 1024;
      default action = NoAction();
   apply { forward.apply(); }
```

### P4 ecosystem





© Copyright 2018 Xilinx



### **Programming and operating a P4 platform**



**E** XILINX.

### Xilinx P4-SDNet product (www.xilinx.com/sdnet)



© Copyright 2018 Xilinx

### P4-SDNet research community today: 60 institutions in 22 countries



© Copyright 2018 Xilinx

**E** XILINX.

### **NetFPGA (= Networked FPGA)**



- > Line-rate, flexible, open networking platform for teaching and research
- > Community began with Stanford and Xilinx Labs, now anchored at Cambridge
- > NetFPGA systems deployed at over 150 institutions in over 40 countries

Four elements:

- > Community: NetFPGA.org
- > Low-cost board family
- > Tools and reference designs
- > Contributed projects



NetFPGA-SUME 4x10G ports

### **NetFPGA SUME reference switch design**

> 4x10G Ethernet switch, with CPU slow path as 5<sup>th</sup> port

#### > Five-stage pipeline:

- >> Input ports
- >> Input arbitration
- >> Forwarding decision and packet modification
- >> Output queuing
- >> Output ports
- > Standard module interfaces
- > Modules can be customized or substituted



**E** XILINX.

### P4→NetFPGA workflow overview



**EXILINX**.

NetFPGA SUME reference switch design



### P4→NetFPGA workflow steps

1. Write P4 program

- . Write additional externs (if required)
- **3.** Write python test packet script
  - . Compile to Verilog / Generate API & CLI tools
  - Run simulations to test/debug
- 6. Build bitstream
  - 7. Check implementation reports
- 8. Test on the hardware

All of the user effort goes here – not on the FPGA detail

iterate

### P4→NetFPGA community

- > 150 active members from academia and industry around the world, and growing
- > Members of the community highly encouraged to contribute in ways such as:
  - >> New P4 projects
  - >> Extra extern functions
  - >> Performance analysis tools
  - >> Verification tools

#### > Used for research, and for teaching networking concepts on real hardware

>> No hardware design experience needed

#### > Some current projects

- >> Distributed congestion control
- >> In-band Network Telemetry
- >> In-network compression; In-network key-value cache
- >> Network-accelerated sorting; Network-accelerated consensus

#### > Getting started:

>> Public documentation: <u>https://github.com/NetFPGA/P4-NetFPGA-public/wiki</u>

### **Research directions**

#### > Language: Extend coverage of P4

- >> Programmable Traffic Management (MIT + NYU + Stanford + Xilinx Labs + P4.org)
- >> Programmable Target Architectures (Cornell + Stanford + Xilinx Labs)

#### > Infrastructure: Open source hardware reference platform for P4

- >> Complement existing software reference platform
- >> Cover NIC-style architectures as well as switch-style architectures

#### > Applications

- >> Programmable networking offload and acceleration
- >> Congestion control, in-band network telemetry
- >> In-network computing
- >> ... your ideas here



### RapidWright<sup>1</sup>: Modular pre-implemented methodology

Presented By

Alireza Kaviani, Ph.D. Distinguished Engineer, Xilinx Research Labs Oct 1, 2018

Wright<sup>1</sup> = maker or builder



### **RapidWright value proposition**



### **Focus on emerging applications**



#### > Module-based approach to implementation

- >> Lock-in performance with reusable modules
- >> Fewer inter-block timing closure issues

- > Advantages
  - >> >10X reduction in compile time
  - >> Near-spec performance
  - >> Predictable timing closure

### **Vision: Rapid accelerator assembly**



### **RapidWright overview**

#### > Enables targeted solutions

- Reuse & relocate pre-implemented modules
- >> Just-in-time implementations
- >> Create shells & overlays

#### > Companion framework for Vivado

- Communicates through Design CheckPoints<sup>1</sup> (DCPs)
- >> Fast, light-weight, open source
- » Java, Python coding

#### > Power user ecosystem

- > Academic algorithm validation
- >> Rapid prototyping of CAD concepts



© Copyright 2018 Xilinx

### A Modular pre-implemented methodology

#### **DOMAIN DESIGN TASKS**

- 1. Design selection attributes:
  - Modular
  - Latency tolerant
  - Prefers replication

2. Placement planning



Match Design Structure to Architecture Patterns (netlist + constraints)

#### **IMPLEMENTATION TOOL TASKS**

3. P&R modules cached:

- Relocatable
- Reusable
- Timing predictable

#### 4. Run implementation



### **Building relocatable domain-specific shells**



🚺 XILINX.

>> Achieve near-spec performance © Copyright 2018 Xilinx

### RapidWright pre-implemented module flow



### **Design performance results**

Design	Target Device	Baseline (initial design)	RapidWright <sup>1</sup> Flow	Gain
Seismic	KU040	270MHz	390MHz	41%
FMA	KU115	270MHz	417MHz	54%
GEMM	KU115	391MHz	462MHz	16%
ML overlay	ZU9EG	368MHz	541MHz	50%

Speed Grade: -2

#### **Utilization table**

Design	LUT	FF	DSP	BRAM
Seismic	93%	5%	-	-
FMA (HPC design)	25%	50%	97%	6%
GEMM	19%	20%	87%	-
ML overlay	46%	29%	42%	96%

1: RapidWright: Enabling Custom Crafted Implementations for FPGAs, FCCM 2018
## Fully Connected Network (FCN) accelerator

#### > Fully Connected Network Accelerator (FCN)

- >> GEMM + ReLU (activation function)
- >> BRAM and DSP Utilization higher than 80%
- >> Goal: fit four compute kernels on F1

#### > Regular Host Interconnect

- >> 2 compute Kernels (@ 200 MHz) fit
  - Three kernels does not route, due to overhead of data movement

#### > LinkBlaze<sup>1</sup> Host Interconnect

>> Three kernels (@ 200 MHz) fully placed & routed



1: LinkBlaze: Efficient global data movement for FPGAs., Reconfig 2017



## Fully Connected Network (FCN) accelerator

#### > Fully Connected Network Accelerator (FCN)

- SEMM + ReLU (activation function)
- >> BRAM and DSP Utilization higher than 80%
- >> Goal: fit four compute kernels on F1

#### > Regular Host Interconnect

- >> 2 compute Kernels (@ 200 MHz) fit
  - Three kernels <u>does not route</u>, due to overhead of data movement

#### > LinkBlaze<sup>1</sup> Host Interconnect

- >> Three kernels (@ 200 MHz) fully placed & routed
- >> 4x Kernels with relocatable modular design will fit



### Enabling 33% More Compute

1: LinkBlaze: Efficient global data movement for FPGAs., Reconfig 2017



## **Pre-implemented data movement shell**

#### > Goals

- >> Minimize overhead of compute (and overlays)
- >> Prove shell assembly model

#### > Build-to-order LinkBlaze shell

- >> 512 bit, bi-directional
- > RapidWright Pre-implemented modules

Vivado	RapidWright
516MHz	620MHz (+20%)

					SLR2
X0Y14	Comp	oute	X3Y14	X4Y14	X5Y14
	kern	els			
X0Y13	X1Y13	K2Y13		X4Y13	X5Y13
X0Y12	Comp	oute			X5Y12
 X0Y11	kern	els *2¥11		X4Y11	X5Y11
; X0Y10	X1Y10	X2Y10	x3Y10	X4Y10	X5Y10
X0Y9	X1Y9	XZY9	X BYS	X4Y9	SLR1 X5Y9
l X0Y8	X1Y8			X4Y8	X5Y8
X0Y7	X1Y7	X2Y7		X4Y7	X5Y7
; X0Y6	Comp	oute		X4Y6 <b>A</b>	ws
 Х0Ү5	kern	els x2Y5	×3Y5	<sub>X4Y5</sub> S	hell
X0Y4	X1Y4	X2Y4		(D	<b>DR &amp;</b>
н Х0ҮЗ	Х1ҮЗ	XZY3		Р( х4үз	Cle)
i X0YZ	X1Y2			X4Y2	X5YZ
<b>C</b> or	npute	X2Y1		X4Y1	X5Y1
kei	rnels ×110	X2Y0	X <del>2400</del> ee	X4Y0	X5Y0

## Open Source Community Call for Action





## **Proposed domain-specific tool flows**



## **Domain tool flow example**



# Beyond a pre-implemented methodology

#### > RapidWright probe router enables higher productivity

- >> 21X more debug turns per day
- >> Highest level of routing preservation possible
- >> Future innovation:
  - iteration with extra probe inputs
  - Automatic insertion of pipeline flops to manage timing

Vivado modify_debug_probes	RapidWright ProbeRouter	$\Delta$
130 mins	6.3 mins	21X



RapidWright Probes Rerouted

## **Vision: Pre-implemented modules**



**PROBLEM SIZE** 

www.rapidwright.io

© Copyright 2018 Xilinx



# **XILINX** UNIVERSITY PROGRAM

Presented By

Hugo Andrade Director, Xilinx University Program



© Copyright 2018 Xilinx

## What we do

Empower academic teaching, research, and entrepreneurship with Xilinx technologies





## Who we are

#### > Global university engagement

- >> Americas/RoW, EMEA, APAC
- > Americas/RoW and world-wide contacts



Dr. Parimal Patel



Naveen Purushotham



Hugo A. Andrade



Patrick Lysaght



## How we can help

Access to tool and IP licenses, academic boards and chips

> Vivado

> HLS

> SDx: SDSoC, SDaccel

- > Zynq
- > MPSoC, RFSoC
- > Ultrascale+

- > Research enablement
- > Teaching Material
- > Reference designs
- > Technical Support

- > Conferences
- > Workshops
- > Summer Schools

- > Design Contests
- > Hackathon
- > Startup program
- > Cloud access

## New Zynq Ultrascale+ MPSoC book with ML





A Multi-Processor System-on-Chip Featuring ARM® Applications & Real-Time Processors and FPGA Programmable Logic



### Coming in 2019

## New open source HLS book



Parallel Programming for FPGAs is an open-source book aimed at teaching hardware and software developers how to efficiently program FPGAs using high-level synthesis



http://kastner.ucsd.edu/hlsbook/

## **Global engagement and collaboration**



**EXILINX**.

## **Key Initiatives**

- FPGA-based accelerators in the cloud
- PYNQ: Python productivity for Zynq





## Promote & support AWS EC2 F1 in academic community

- > An AWS EC2 compute instance with Xilinx FPGAs which can be programmed to create custom hardware accelerated applications
- > F1 instances are easy to program and come with everything needed to develop, simulate, debug, and compile hardware accelerators
- > Can be registered as an Amazon FPGA Image (AFI) and marketed





## Latest technology training at top conferences



**Expanded conference categories covered** 

- > FPGA
- > Computer Architecture and HPC
- > Applications



## Promote & support AWS EC2 F1 based courses

#### > UC Berkeley, Prof. Krste Asanović

- > Computer Architecture & Engineering
- \* "An important part is lab assignments using real microprocessor designs implemented in Chisel, running as simulators and FPGA emulators in the Amazon cloud as F1 instances."

#### > Cornell, Prof. Zhiru Zhang

>> High-level Digital Design Automation

#### > UCLA, Prof. Jason Cong

- >> Customizable Computing for Big Applications
- Parallel and Distributed Computing



#### > Coursera, Politecnico di Milano, Prof. Marco Domenico Santambrogio

>> FPGA-accelerated Cloud Applications with SDaccel

## Let's chat further about:

- Opportunities in teaching, research and entrepreneurship using AWS EC2 F1
- How to get AWS credit vouchers
- Hand-on training





## Updated 2018.x workshop material now on PYNQ boards

#### Advanced Embedded System Design on Zynq using Vivado

Course Description	This workshop provides professor the necessary skills to develop complex embedded systems using Vivado design suite; understand and utilize advanced development techniques of embedded systems design for architecting a complex system in the Zynq® System on a Chip (SoC).
Level	Intermediate
Duration	2 Days
Who should attend?	Professors who are familiar with embedded system design using Vivado and want to explore advanced design techniques using Xilinx SoC in Zynq.
Pre- requisites	<ul> <li>Digital logic and FPGA design experience</li> <li>Experience with Vivado software</li> <li>Experience with Embedded System design</li> <li>Have attended XUP Embedded System Design workshop or has an equivalent experience</li> </ul>

#### Skills Gained

After completing this workshop, you will be able to:

- Assemble an advanced embedded system
- Explore various features of Zynq Soc for hardware-software co-design
- Design and integrate peripherals using interrupts
- Analyze system performance
- Utilize hardware debugging technique
- Design a bootable system ready for deployment in field

#### **Course Overview**

Ouic	kΙ	in	ks
Quici		-111	NЭ

- Workshops Schedule
- Vivado Design Suite
- Vivado-Based Workshops
- ISE Design Suite
- ISE-Based Workshops
- More

2018x Workshop Material

•

#### Common to PYNQ-Z1 and PYNQ-Z2

- Labdocs (PDF)
- Lab Source File
- Labdocs and Presentation (docx and pptx)\*

PYNQ-Z1

- README
- Board Files (required to do the labs)
- Labsolution\*

#### PYNQ-Z2

- README
- Board Files (required to do the labs)
- Labsolution\*



### **Promote and support PYNQ hackathons**





### Industry and academia









### **Reproducible Hacking with Jupyter Notebooks**

© Copyright 2018 Xilinx



# Reaching XUP www.xilinx.com/xup

xup@xilinx.com





## **XILINX**. UNIVERSITY PROGRAM





© Copyright 2018 Xilinx