XC9500 5 Volt CPLD

The XC9500 CPLD family provides a reliable, low-cost programmable logic solution with free design tools, a wide array of packages, and a library of application notes. Four key reasons to use XC9500 CPLDs for your next design:

  • Flexibility
  • Simplicity
  • Performance
  • Low-cost

XC9500 Product Overview (Part 1 of 2)
Feature/Product XC9536 XC9572 XC95108
Macrocells 36 72 108
Usable Gates 800 1,600 2,400
Tpd (ns) 5.0 7.5 7.5
ƒsys (MHz) 100 83.3 83.3
Package User I/O User I/O User I/O
PC44 34 34  
VQ44 34    
CS48 34    
PC84   69 69
TQ100   72 81
PQ100   72 81
PQ160     108
HQ208      
BG352      
XC9500 Product Overview (Part 2 of 2)
Feature/Product XC95144 XC95216 XC95288
Macrocells 144 216 288
Usable Gates 3,200 4,800 6,400
Tpd (ns) 7.5 10.0 15.0
ƒsys (MHz) 83.3 66.7 55.6
Package User I/O User I/O User I/O
PC44      
VQ44      
CS48      
PC84      
TQ100 81    
PQ100 81    
PQ160 133 133  
HQ208   166 168
BG352   166 192

Flexible Pin-locking Architecture

The XC9500 devices gives you the maximum in routability and flexibility while maintaining high performance. The architecture is feature rich, including individual p-term output enables, three global clocks, and more p-terms per output than any other CPLD. The proven ability of the architecture to adapt to design changes while maintaining pin assignments (pin-locking) has been demonstrated in countless real world consumer designs since the introduction of the XC9500 family. This assured pin-locking means you can take full advantage of in-system programmability and can easily change at any time, even in the field.

 

 
Jobs Events Webcasts News Investors Feedback Legal Privacy Trademarks Sitemap
© 1994-2008 Xilinx, Inc. All Rights Reserved.