Next-generation FPGAs
- Virtex-6 FPGA family offers industry’s highest performance and capacity
- Spartan-6 FPGA family addresses requirements of cost-sensitive applications
- Common architecture enables richest IP and development tool offerings
Comprehensive design environment
- ISE design tools enable the fastest time to design completion
- Domain-specific editions for logic, embedded, DSP, and system designers
- Complete FPGA design solution for ultimate productivity, performance, cost reduction, and power management
Scalable development kits
- Simpler, quicker, smarter design of system-on-chip (SoC) solutions
- Integrated hardware and IP infrastructure allows you to focus on your value-added differentiation earlier
- Pre-verified reference designs and persona-optimized development tools accelerate your time to innovation
Get a head start!
Spend less time working on application infrastructure and more time designing unique value into your electronic systems.
Targeted Design Platforms include:
|
Learn more about our available solutions: |
The next generation Virtex-6 and Spartan-6 FPGA families enable dramatic improvements in performance, power consumption, and cost reduction to help you:
- Reduce system cost by up to 50%
- Lower power consumption by 65%
- Shrink development time by 50%
- Achieve over 1 Tbps high-speed bandwidth to connect systems
| Capability (Logic cells) | 3,366 - 147,571 |
74,496 - 758,784 |
| Block RAM (Kbits) | 216 - 4,824 |
5,616 - 38,304 |
| DSP (Mult/MAC) slices | 4 - 180 |
288 - 2,016 |
| Integrated Memory Controller Blocks | 0 - 4 |
-- |
| Integrated PCI Express® Blocks | 0 - 1 (Gen 1.1 Endpoint) |
0 - 4 (Gen 2.0, Endpoint/ Rootport) |
| Integrated Ethernet MAC Blocks | -- |
0 - 4 |
| I/O Capacity | 100 - 570, 1.05 Gbps, 1.2V - 3.3V |
240 - 1,200, 1.4 Gbps, 1.2V- 2.5V |
| Serial I/O Capacity | 3.125 Gbps, up to 8 transceivers |
Greater than 11 Gbps, up to 72 transceivers |
| System Monitor Function with Integrated ADC | -- |
One in every device |
ISE Design Suite 11 enables user-based design flows with four domain-specific configurations:
- Logic Edition
- Contains a complete front-to-back FPGA flow with tools and base-level IP for design entry, pin assignment, synthesis, verification, on-chip debug, floor planning/analysis, bitstream generation, and device programming
- Embedded Edition
- Provides embedded development tools and IP tailored to the needs of embedded systems developers
- DSP Edition
- Provides DSP development tools and IP tailored to the needs of algorithm, system, and hardware developers
- System Edition
- Supports the combined methodologies of logic/connectivity, embedded, and DSP design
Xilinx evaluation and development kits combine hardware, development tools, and more to enable quick development right out of the box:
- Logic and serial I/O evaluation kits
- DSP system development kits
- Embedded system development kits
- High-speed serial connectivity development kits
- Serial transceiver characterization development kits
Expand the capabilities of your development board with daughter cards based on the FPGA Mezzanine Card (FMC) standard. Initial offerings include:
- Parallel and serial interfaces
- Video interface circuitry
- General purpose prototyping board
Linear Technology is committed to supporting the new Xilinx Targeted Design Platform strategy. We are launching a family of new high speed, low power ADCs with daughter cards, utilizing the VITA 57 FMC connector, allowing Spartan-6 and Virtex-6 family base platform users to easily evaluate interoperable solutions using Linear Technology ADCs and Xilinx FPGAs. The new ADC daughter cards target high performance applications in communications infrastructure, test and measurement, industrial and medical instrumentation systems.
- Alison Steer, Product Marketing Manager for Mixed Signal Products Linear Technology
