XtremeDSP Tools PackageRelated Products
Related Information
Xilinx offers DSP development flows and IP tailored to the needs of algorithm, system, and hardware developers. The Xilinx XtremeDSP Development Tools Package provides a comprehensive design suite at an affordable price that enables The Mathworks widely popular MATLAB® and Simulink® modeling environments to be used for FPGA design. This DSP design environment can be used early in the design flow to explore hardware solutions for high-level algorithms or to assemble complete DSP systems for production that are highly optimized and include RTL, IP and embedded processing. The XtremeDSP™ Tools Package includes both System Generator for DSP and the AccelDSP™ Synthesis Tool that together form the industries most flexible, integrated and powerful DSP development environment for FPGAs.
AccelDSPThe AccelDSP automates the generation of synthesizable RTL models directly from floating-point MATLAB M-files. With AccelDSP, an algorithm written in the MATLAB language drives the entire design and verification flow. All major steps from floating-point definition to gate-level implementation are derived from this MATLAB source, and can be easily controlled through an intuitive user interface. You can generate reports to easily evaluate the effect of design changes on resource utilization, throughput, and latency. You can also explore speed and area tradeoffs by setting system-level requirements and using the tool’s IP-Explorer technology to rapidly select optimal silicon implementations. AccelWare DSP Reference DesignsAccelWare™ DSP reference designs provide a direct path to hardware implementation for complex MATLAB built-in and toolbox functions. When used with the AccelDSP Synthesis tool, these generators produce synthesizable, pre-verified reference designs that enable algorithmic synthesis of Xilinx programmable devices. You can explore speed and area tradeoffs through IP and system level parameterization.
System Generator for DSPSystem Generator enables the use of the Simulink modeling and simulation environment for FPGA design by providing a smooth path from initial design capture to FPGA design closure. There is no need to learn or use RTL. System Generator enables DSP designers to exploit the performance and flexibility of an FPGA-based DSP while shortening the overall design cycle. Xilinx DSP Blockset IP LibraryThe Xilinx DSP blockset, provided with System Generator, helps produce optimized logic for Xilinx programmable devices. Over 90 DSP building blocks are available for the Simulink modeling environment, including:
ISE Foundation SoftwareISE software provides a complete RTL design environment for Xilinx FPGAs that includes:
Easy-to-use, built-in tools and wizards make I/O assignment, power analysis, timing-driven design closure and HDL simulation quick and intuitive. CORE Generator IP LibraryXilinx ISE CORE Generator™ provides a library of user-customizable functions for RTL design flows. These functions range in complexity from basic building blocks such as memories and FIFOs, to system-level building blocks such as filters and transforms. Through its seamless integration with the ISE development environment, the CORE Generator streamlines the design process, improves design quality and helps you finish faster.
|
