Four Cost-Optimized FPGAs from the Established 16nm UltraScale Architecture
InFO packaging enables highest compute density for AI and signal processing
|Device||AU10P||AU15P||ZU1 CG/EG||ZU2 CG/EG||ZU3 CG/EG|
|Dimensions (mm)||9.5 x 11.5||9.5 x 11.5||9.5 x 15||9.5 x 16||9.5 x 16|
* vs Artix-7 FPGAs
** vs competing ASSPs
Form Factor vs. Flip-Chip Packaging
The new Artix® UltraScale+™ FPGAs and Zynq® UltraScale+ MPSoCs are built on the proven 16nm UltraScale architecture, allowing developers to leverage the same software and tool flows, existing hardware IP, and the same safety and security certifications already established by UltraScale+ devices. Build your design once, and preserve your investment by scaling across your entire end portfolio.
Want to learn more? Check out our OnDemand webinar highlighting the new Cost-Optimized FPGAs and SoCs.
Join the Cost-Optimized Portfolio notification list and be the first to receive news and updates.
UltraScale+ FPGAs and SoCs are currently in Early Access. Contact your local sales representative to apply for the Early Access program.