

# Vivado Synthesis Tips & Tricks

**Presented By** 

Balachander Krishnamurthy Sr. Product Marketing Manager October 2<sup>nd</sup>, 2018



# **Topics for Today**

> The UltraFast Design Methodology Philosophy

> UFDM: Customer Case Study

> Waiver Mechanism

> Vivado Incremental Synthesis

> QoR: Tips & Tricks





# UltraFast Design Methodology Philosophy







© Copyright 2018 Xilinx



Validate design at each stage, fix issues before proceeding to next stage



**E** XILINX.

## **Report Run Strategies**

> Create custom report strategies similar to custom run strategies

#### > Improve compile time

- >> Select which reports are generated for each run
- >> Configure options for each report individually

#### > Reuse report strategies across runs and projects

1	Creat	te N	ew Runs					$\odot$	
Configure Implementation Runs Create and configure one or more implementation runs using various parts, constraints, flows and strategies									
	ranta luv	nlam	entation Runs						
	+ –	prem	entation Kuns						
N	lame		Synth Name	Constraints Set	Part	Run Strategy	Report Strategy	Make	
i	mpl_2	D	🔊 synth 🗸	📄 constr 🗸	@ xczu9eg-ff ∨	🧯 my (Vivado Imple 🐱	h UltraFast Design Methodology Reports (Viv 🗸		
i	mpl_3	Ø	🔊 synth 🗸	🚍 constr 🗸	@ xczu9eg-ff ∨	指 Vivado Implemen 🗸	🛔 Full Custom Vivado Implementation (Vivad 🗸		
i	mpl_4	Ø	🔊 synth 🗸	🚍 constr 🗸	@ xczu9eg-ff ∨	指 Performance_Exp ∨	🛓 Full Custom Vivado Implementation (Vivad 🗸		
i	mpl_5	Ø	🔊 synth 🗸	📄 constr 🗸	@ xczu9eg-ff ∨	🄓 Performance_Exp ↓	🛓 Full Custom Vivado Implementation (Vivad 🗸		
i	mpl_6	D	🔊 synth 🗸	🚍 constr 🗸	@ xczu9eg-ff ∨	🄓 Performance_Exp ↓	🛓 Full Custom Vivado Implementation (Vivad 🗸		
							Puns	o create: 5	
							T(d) 5	o create. 5	
?	)						< Back Next > Finish	Cancel	
						L		L	





UG1292: UFDM Timing Closure Quick Reference Card

> Step-by-step Analysis and Suggestions

#### > Address common timing closure challenges

- >> HLx and SDx
- >> Project and Non-project



https://www.xilinx.com/support/documentation/sw\_manuals/xilinx2018\_2/ug1292-ultrafast-timing-closure-quick-reference.pdf



© Copyright 2018 Xilinx

# **UFDM: Customer Case Study**









# **Customer Case Study: Design not functional**

### > Major Xilinx customer with tight production deadline

### > Customer claimed

- > Running 'place\_design -fanout\_opt' caused functional issue
- >> Adding ILA to DCP, design issue is gone
- >> Not a CDC issue

### > OneSpin equivalency checking is clean

>> opt\_design DCP compared with place\_design DCP

### > SR filed and escalated to factory





# **Customer Case Study: Analysis by factory**

### > Many UltraFast Methodology Violations

- >> Timing -1  $\rightarrow$  Incorrect clock waveform
- ➤ Timing-3 → Breaking clock propagation delay and potentially skew accuracy
- >> Timing-6, 27  $\rightarrow$  Primary clock defined on hierarchical pin
- ➤ Timing-36 → Inaccurate skew due to missing insertion delay on a generated clock





# Customer Case Study: Analysis by factory ...2

### > Report CDC flagged ~10K Critical violations!

Severity ^1	ID	Count	Description
Critical	CDC-1	8823	1-bit unknown CDC circuitry
Critical	CDC-4	28	Multi-bit unknown CDC circuitry
Critical	CDC-7	335	Asynchronous reset unknown CDC circuitry
Critical	CDC-10	1089	Combinational logic detected before a synchronizer
Critical	CDC-11	247	Fan-out from launch flop to destination clock
Critical	CDC-13	681	1-bit CDC path on a non-FD primitive
Oritical	CDC-14	8	Multi-bit CDC path on a non-FD primitive
Warning	CDC-2	478	1-bit synchronized with missing ASYNC_REG property

Waivers can help focus on new or un-reviewed issues

### > CDC-11 violations introduced by placer fanout opt

User allowed replication of CDC endpoint (RAMB/WE control signal)

=> RAMBs written in different cycles

Safe CDC topology would have prevented replication

#### > Outcome

Design working after addressing methodology and CDC violations



# Waiver Mechanism











### Waiver Mechanism

#### > Hide violations in CDC/DRC/Methodology checks in the design

>> Focus only on what is relevant

#### > Waivers can be created, queried, reported against and deleted

- >> Track user, timestamp and description
- >> Waivers should be reviewed by the design team
- >> XDC Compatible, allows read/write and scoping
- >> Duplicate waivers ignored

#### > Recommend

- » Don't waive Critical violations
- >> Waive Warning (after reviewing them) and Info types

#### > Xilinx IPs have adopted waiver mechanism

#### > Documentation

- >> UG906: Design Analysis and Closure Techniques
- >> UG938: Tutorial Design Analysis and Timing Closure (NEW)







# **Creating a Waiver**

- cl Console Messages Timing Create Waiver Q <del>X</del> 🔶 C Q 🔄 🗞 my\_ip\_axi\_aclk to my\_ip\_drpclk Critical warning (2) Varning (0) • Hide All Create waiver for 1 cdc path General Information everity ^1 ID Description Depth Exception Source (From) Destination (To) Category Summary (by clock pair) CDC-11 Fan-out from launch flop to destination clock Critical pport... ff reg(0)/CLR Unsafe Path Properties Ctrl+E Summary (by type) CDC-11 Fan-out from launch flop to destination clock oport... ff reg[0]/CLR Unsafe Summary (by waived endpoints) Elide Setting  $\odot$ User Xilin CDC Details (928) my ip drock to my ip axi aclk (1 🔦 Highlight Description: This is a safe CDC per review with the team my\_ip\_glblclk to my\_ip\_axi\_aclk (2 input port clock to my ip drpclk (2) Mark Tcl Command Previe my\_ip\_axi\_aclk to my\_ip\_drpclk (2) my ip glblclk to my ip drpclk (6) Q, my\_ip\_axi\_aclk to my\_ip\_glblclk (913) create\_waiver -type CDC -id CDC-10 -from [get\_pins i\_my\_ip\_support\_block/jesd204\_i/inst/i\_my\_ip/i\_tx/i\_tx\_counters\_ my\_ip\_drpclk to my\_ip\_glblclk (2) Schematic Report Timing on Source to Destination Set Bus Skew Create Waiver. ? Cancel Export to Spreadsheet. Report CDC - cdc\_1 × Report CDC - cdc\_2 ×
- > Create from: Report CDC / DRC / Methodology result window

> Create from: CDC / DRC / Methodology violation objects

```
report_cdc -name cdc_1
foreach vio [get_cdc_violations -name cdc_1 -filter {CHECK == CDC-1}] {
    if {[regexp {^top/sync_1} [get_property STARTPOINT_PIN $vio]]} {
        create_waiver -of $vio -description {Safe by protocol}
    }
}
Create from: manual specification of all arguments
    * Arguments are order dependent. They must match order inside the violation object
Notice: only description
argument specified with
this method.
```



## **Reporting Waivers**

- In Report CDC / DRC / Methodology GUI (and command line)
  - >> Report can be generated with the waivers
  - >> Report can be generated by ignoring the waivers
  - >> Can report only waived violations

#### > report\_waivers

- > Only Text Based
- » GUI Support coming soon
- Report CDC/DRC/Methodology must be run prior to extract statistics

Waivers		
Apply waivers		
<u>Report only waived pa</u>	iths	
🔿 <u>I</u> gnore all waivers		

#### **Useful Waiver Commands**

create\_waiver get\_waivers delete\_waivers write\_waivers report\_waivers



# Vivado Incremental Synthesis











> Flow similar to incremental P & R

### > Benefits:

- >> 40% synthesis runtime reduction
  - Change is localized
- >> Iterate quickly while working on a module
- >> More design iterations in the front end
- >> Improved predictability in results
- >> Fewer changes in netlist structure when compared to previous flow
- Improved results/QoR/runtime when used with Incremental P & R





## **Incremental Synthesis - Internal Flow**





> G2, G3, G4 re-used



**E** XILINX.

# Incr. Synthesis - Cross-Boundary Optimizations

### **Reference Run**

Track cross-boundary optimizations



### **Incremental Run**

Re-synthesize changed modules + its dependencies



- > More cross boundary optimizations leads to more re-synthesis (G'1  $\rightarrow$  G'2)
- > Changed / dissolved partitions also need to be re-synthesized



# Log file and Non-Project Mode Flow



> Reference run

- run.tcl
  - synth\_design
  - write\_checkpoint -incremental\_synth force postSynth.dcp
  - opt\_design
  - place\_design

  - route\_design
  - write\_checkpoint routed.dcp
  - Phys-opt\_design ←optimizations2
  - write\_checkpoint ref\_run\_postroute\_physopt.dcp

#### > Incremental run

- run.tcl
  - \_read\_checkpoint –incremental
     ../ReferenceRunDir/postSynth.dcp
  - synth\_design
  - write\_checkpoint –incremental\_synth force postSynth\_incr.dcp
  - opt\_design
  - read\_checkpoint –incremental ../ReferenceRunDir/ref\_run\_postroute\_physopt.dcp ← optimizations1 + optimizations2
  - place\_design
  - route\_design
  - write\_checkpoint routed\_incr.dcp



19

© Copyright 2018 Xilinx

# **QoR: Tips & Tricks**











### **Tips and Tricks: ROM Optimization**



# **Tips and Tricks: ROM Optimization**



This way, the ROM now can become 16-deep and 4-bit wide



© Copyright 2018 Xilinx



# **Tips and Tricks: ROM Optimization**

+	++	+	+	+					. /
Site Type	Used	Fixed	Available	Util%	Site Type	Used	Fixed	Available	Util%
Slice LUTs*   LUT as Logic   LUT as Memory   LUT as Distributed RAM   LUT as Shift Register   Slice Registers   Register as Flip Flop   Register as Latch   F7 Muxes   F8 Muxes	3087 3083 4 0 4 3981 3981 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0	303600 303600 303600 30800 607200 607200 607200 51800 75900	1.02   1.02   <0.01   0.66   0.66   0.00   0.00   0.00	Slice LUTs*   LUT as Logic   LUT as Memory   LUT as Distributed RAM   LUT as Shift Register   Slice Registers   Register as Flip Flop   Register as Latch   F7 Muxes   F8 Muxes	1826 1822 4 0 4 3981 3981 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0	303600 303600 130800 607200 607200 607200 151800 75900	0.60   0.60   <0.01   0.66   0.66   0.00   0.00   0.00

LUT difference = Original – Proposed (3087 - 1826) = 1261



# **Tips and Tricks: 500 MHz Wide Multiplier**





# Tips and Tricks: Multiplier => LUT mapping

> Higher utilization v/s competition for multipliers

#### > Need to compare LUT based mapping

- Map to DSP (use\_dsp48 = "no")
- > Convert to LUT based (-max\_dsp 0)

			·max_ds	00
Site Type	Used	Fixed	Available	Util%
CLB LUTs*   LUT as Logic   LUT as Memory   CLB Registers   Register as Flip Flop   Register as Latch   CARRY8   F7 Muxes   F8 Muxes   F9 Muxes	13206 13206 979 979 0 1474 0 0	0 0 0 0 0 0 0 0 0	788160 788160 394560 1576320 1576320 1576320 98520 394080 197040 98520	1.68   1.68   0.00   0.06   0.06   0.00   1.50   0.00   0.00   0.00
+	+			

VA/241.

#### With use\_dsp48 = "no" attribute

+				+
Site Type	Used	Fixed	Available	Util%
+				
CLB LUTs*	10512	0	788160	1.33
LUT as Logic	10512	0	788160	1.33
LUT as Memory	0	0	394560	0.00
CLB Registers	494	0	1576320	0.03
Register as Flip Flop	494	0	1576320	0.03
Register as Latch	0	0	1576320	0.00
CARRY8	687	0	98520	0.70
F7 Muxes	0	0	394080	0.00
F8 Muxes	0	0	197040	0.00
F9 Muxes	0	0	98520	0.00
+	++	++	+	++





> Following the UltraFast Design Methodology reduces Time-to-Market

> Waiver Mechanism for CDC, Methodology and DRCs enables clean reports and design sign-off

### > Ensure Clock Domain Crossing issues are reviewed and fixed

>> Use the waiver mechanism to focus on real issues

#### > Vivado Incremental synthesis reduces compile time

>> Reach out to your FAE for details/issues





### XILINX DEVELOPER FORUM

© Copyright 2018 Xilinx