



Vivado Synthesis Tips & Tricks

Presented By

Balachander Krishnamurthy
Sr. Product Marketing Manager
October 2nd, 2018




Topics for Today


- > **The UltraFast Design Methodology Philosophy**
- > **UFDM: Customer Case Study**
- > **Waiver Mechanism**
- > **Vivado Incremental Synthesis**
- > **QoR: Tips & Tricks**



UltraFast Design Methodology Philosophy





UltraFast Design Methodology Philosophy



Validate design at each stage, fix issues before proceeding to next stage

Report Run Strategies

- > Create custom report strategies similar to custom run strategies
- > Improve compile time
 - >> Select which reports are generated for each run
 - >> Configure options for each report individually
- > Reuse report strategies across runs and projects






UG1292: UFDM Timing Closure Quick Reference Card

> Step-by-step Analysis and Suggestions

> Address common timing closure challenges


>> HLx and SDx

>> Project and Non-project



https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_2/ug1292-ultrafast-timing-closure-quick-reference.pdf

UFDM: Customer Case Study



Customer Case Study: Design not functional


- > **Major Xilinx customer with tight production deadline**
- > **Customer claimed**
 - >> Running 'place_design -fanout_opt' caused functional issue
 - >> Adding ILA to DCP, design issue is gone
 - >> Not a CDC issue
- > **OneSpin equivalency checking is clean**
 - >> opt_design DCP compared with place_design DCP
- > **SR filed and escalated to factory**



Customer Case Study: Analysis by factory

> Many UltraFast Methodology Violations

- >> Timing -1 → Incorrect clock waveform
- >> Timing-3 → Breaking clock propagation delay and potentially skew accuracy
- >> Timing-6, 27 → Primary clock defined on hierarchical pin
- >> Timing-36 → Inaccurate skew due to missing insertion delay on a generated clock



Customer Case Study: Analysis by factory ...2

> Report CDC flagged ~10K Critical violations!

Severity	ID	Count	Description
Critical	CDC-1	8823	1-bit unknown CDC circuitry
Critical	CDC-4	28	Multi-bit unknown CDC circuitry
Critical	CDC-7	335	Asynchronous reset unknown CDC circuitry
Critical	CDC-10	1089	Combinational logic detected before a synchronizer
Critical	CDC-11	247	Fan-out from launch flop to destination clock
Critical	CDC-13	681	1-bit CDC path on a non-FD primitive
Critical	CDC-14	8	Multi-bit CDC path on a non-FD primitive
Warning	CDC-2	478	1-bit synchronized with missing ASYNC_REG property

💡 *Waivers can help focus on new or un-reviewed issues*

> CDC-11 violations introduced by placer fanout opt


>> User **allowed replication** of CDC endpoint (RAMB/WE control signal)

=> RAMBs written in different cycles

Safe CDC topology would have prevented replication

> Outcome

>> Design working after addressing methodology and CDC violations



Waiver Mechanism




Waiver Mechanism

- > **Hide violations in CDC/DRC/Methodology checks in the design**
 - >> Focus only on what is relevant
- > **Waivers can be created, queried, reported against and deleted**
 - >> Track user, timestamp and description
 - >> Waivers should be reviewed by the design team
 - >> XDC Compatible, allows read/write and scoping
 - >> Duplicate waivers ignored
- > **Recommend**
 - >> Don't waive **Critical** violations
 - >> Waive Warning (after reviewing them) and **Info** types
- > **Xilinx IPs have adopted waiver mechanism**
- > **Documentation**
 - >> UG906: Design Analysis and Closure Techniques
 - >> UG938: Tutorial Design Analysis and Timing Closure (NEW)



Creating a Waiver

- > Create from: Report CDC / DRC / Methodology result window



- > Create from: CDC / DRC / Methodology violation objects

```
report_cdc -name cdc_1
foreach vio [get_cdc_violations -name cdc_1 -filter {CHECK == CDC-1}] {
    if {[regexp {^top/sync_1} [get_property STARTPOINT_PIN $vio]]} {
        create_waiver -of $vio -description {Safe by protocol}
    }
}
```

- > Create from: manual specification of all arguments

>> Arguments are order dependent. They must match order inside the violation object

Notice: only **description** argument specified with this method.

Reporting Waivers

> In Report CDC / DRC / Methodology GUI (and command line)

- >> Report can be generated with the waivers
- >> Report can be generated by ignoring the waivers
- >> Can report only waived violations

> report_waivers

- >> Only Text Based
- >> GUI Support coming soon
- >> Report CDC/DRC/Methodology must be run prior to extract statistics

Waivers

- Apply waivers
- Report only waived paths
- Ignore all waivers

Useful Waiver Commands

```
create_waiver  
get_waivers  
delete_waivers  
write_waivers  
report_waivers
```


Vivado Incremental Synthesis






Incremental Synthesis

- > Flow similar to incremental P & R
- > Benefits:
 - >> 40% synthesis runtime reduction
 - Change is localized
 - >> Iterate quickly while working on a module
 - >> More design iterations in the front end
 - >> Improved predictability in results
 - >> Fewer changes in netlist structure when compared to previous flow
 - >> Improved results/QoR/runtime when used with Incremental P & R




Incremental Synthesis - Internal Flow

Reference Run



Incremental Run




- > G'₁ must be re-synthesized
- > G₂, G₃, G₄ re-used

Incr. Synthesis - Cross-Boundary Optimizations


Reference Run

- Track cross-boundary optimizations



Incremental Run

- Re-synthesize changed modules + its dependencies



- > More cross boundary optimizations leads to more re-synthesis ($G'_1 \rightarrow G'_2$)
- > Changed / dissolved partitions also need to be re-synthesized

Log file and Non-Project Mode Flow

```
50400 Incremental Synthesis Report Summary:
50401
50402 1. Incremental synthesis run: yes
50403
50404 2. Change Summary
50405
50406 Report Incremental Modules:
50407 +-----+
50408 | |Changed Modules |Replication |Instances |Changed % |
50409 +-----+
50410 |1 | fdb_register_blk |      1 |      7271 | 0.397875 |
50411 +-----+
50412
50413 Full Design Size (number of cells) : 1827460
50414 Resynthesis Design Size (number of cells) : 50039
50415 Resynth % : 2.738172
50416
50417
50418
50419 3. Reference Checkpoint Information
50420
50421 +-----+
50422 | DCP Location: | /proj/xhdhdstaff1/guideusr/RUNS_olympus/daily_incrSyn/synthesis/vss/INCR_RUN_2018_06_10_22_19_04/CUST_synth/hitachi_incrSynth/Original/postSynth.dcp |
50423 +-----+
50424
50425
50426 +-----+
50427 | DCP Information | Value |
50428 +-----+
50429 | Vivado Version | v2018.3.0 |
50430 | DCP State | POST_SYNTH |
50431 +-----+
50432
50433
50434 4. Report RTL Partitions:
50435
50436 Report RTL Partitions:
50437 +-----+
50438 | |RTL Partition |Replication |Instances |
50439 +-----+
50440 |1 |a26k_a3e_lc_top_GCB1 |      1 |      12365 |
50441 |2 |fdb_unit_GCB4 |      1 |      29956 |
50442 |3 |fdb_register_blk_1 |      1 |      7271 |
50443 |4 |tx_fcsgen_cmp_GB2_#REUSE# |      1 |      0 |
50444 |5 |host_pcsfm_parameterized1_GCB1_#REUSE# |      1 |      0 |
50445 |6 |vlan_intmem_table_blk_parameterized1_GCO_#REUSE# |      1 |      0 |
50446 |7 |ingress_fdbid_compare_cg_blk_#REUSE# |      1 |      0 |
50447 |8 |fdb_egress_sa_learn_blk_GB1_#REUSE# |      1 |      0 |
50448 |9 |clk_unit_GCO_#REUSE# |      1 |      0 |
50449 |10 |qdr_k_iob_cmp_GCO_#REUSE# |      1 |      0 |
50450 |11 |up_hccm_unit_GB1_#REUSE# |      1 |      0 |
50451 |12 |a26k_a3e_lc_top_GCB3_#REUSE# |      1 |      0 |
50452 |13 |egress_pipe1_unit_GB2_#REUSE# |      1 |      0 |
50453 |14 |tx_fcsgen_cmp_GB3_#REUSE# |      1 |      0 |
50454 |15 |host_pcsfm_parameterized1_GCB2_#REUSE# |      1 |      0 |
50455 |16 |host_pcsfm_parameterized1_GCB3_#REUSE# |      1 |      0 |
```

Report has 4 sections

1. Incremental synthesis was run or Not

2. Changed Modules and %Resynthesis

3. Check point details

4. RTL partitions (Reuse and Resynthesis)

> Reference run

- ```
>> run.tcl
```
- synth\_design
  - write\_checkpoint -incremental\_synth -force postSynth.dcp
  - opt\_design
  - place\_design
  - Phys-opt\_design ← optimizations1
  - route\_design
  - write\_checkpoint routed.dcp
  - Phys-opt\_design ← optimizations2
  - write\_checkpoint ref\_run\_post-route\_physopt.dcp

## > Incremental run

- ```
>> run.tcl
```
- read_checkpoint -incremental ../ReferenceRunDir/postSynth.dcp
 - synth_design
 - write_checkpoint -incremental_synth -force postSynth_incr.dcp
 - opt_design
 - read_checkpoint -incremental ../ReferenceRunDir/ref_run_post-route_physopt.dcp ← optimizations1 + optimizations2
 - place_design
 - route_design
 - write_checkpoint routed_incr.dcp

QoR: Tips & Tricks



Tips and Tricks: ROM Optimization

```
process(clk)
  variable AB_xor: std_logic_vector(63 downto 0);
  variable Box1, Box2, Box3, Box4, Box5, Box6, Box7, Box8, Box9, Box10: std_logic_vector(3 downto 0);
  variable BoxAll, Box_xor: std_logic_vector(39 downto 0);
begin
  if (clk = '1' and clk'event) then
    AB_xor:=inA(i) xor inB(i);
    Box1:=Box(conv_integer(AB_xor(63 downto 58)));
    Box2:=Box(conv_integer(AB_xor(57 downto 52)));
    Box3:=Box(conv_integer(AB_xor(51 downto 46)));
    Box4:=Box(conv_integer(AB_xor(45 downto 40)));
    Box5:=Box(conv_integer(AB_xor(39 downto 34)));
    Box6:=Box(conv_integer(AB_xor(33 downto 28)));
    Box7:=Box(conv_integer(AB_xor(27 downto 22)));
    Box8:=Box(conv_integer(AB_xor(21 downto 16)));
    Box9:=Box(conv_integer(AB_xor(15 downto 10)));
    Box10:=Box(conv_integer(AB_xor(9 downto 4)));
    BoxAll:=Box1 & Box2 & Box3 & Box4 & Box5 & Box6 & Box7 & Box8 & Box9 & Box10;
    Box_xor:=BoxAll xor inA(i)(63 downto 24) xor inB(i)(39 downto 0);
    outA(i) <= Box_xor & inA(i)(23 downto 0);
    outB(i) <= inB(i);
  end if;
end process;
```

- 64-deep ROM, 4-bit wide accessing different locations
- Loop with 30 iterations
- 10 ROM structures per iteration (300 ROMs in total)
- Data in 0-15 repeated in 16-31. 32-47 and 48-62
- Could this be 16 deep instead of 64 deep?

Missing uniformity in ROM data => 64th location

```
type ROM is array (integer range <>) of std_logic_vector(3 downto 0);
constant Box: ROM(0 to 63):=(
  x"0", x"1",  x"2", x"3",  x"4", x"5",  x"6", x"7",  x"8", x"9",  x"a", x"b",  x"c", x"d",  x"e", x"f",
  x"0", x"1",  x"2", x"3",  x"4", x"5",  x"6", x"7",  x"8", x"9",  x"a", x"b",  x"c", x"d",  x"e", x"f",
  x"0", x"1",  x"2", x"3",  x"4", x"5",  x"6", x"7",  x"8", x"9",  x"a", x"b",  x"c", x"d",  x"e", x"f",
  x"0", x"1",  x"2", x"3",  x"4", x"5",  x"6", x"7",  x"8", x"9",  x"a", x"b",  x"c", x"d",  x"e", x"f);
```

Tips and Tricks: ROM Optimization

```
process(clk)
  variable AB_xor: std_logic_vector(63 downto 0);
  variable Box1, Box2, Box3, Box4, Box5, Box6, Box7, Box8, Box9, Box10: std_logic_vector(3 downto 0);
  variable BoxAll, Box_xor: std_logic_vector(39 downto 0);
begin
  if (clk = '1' and clk'event) then
    AB_xor:=inA(i) xor inB(i);
    if(AB_xor(63 downto 58) = "111111") then
      Box1:= "0000";
    else
      Box1:=Box(conv_integer(AB_xor(63 downto 58)));
    end if;
    if(AB_xor(57 downto 52) = "111111") then
      Box2:= "0000";
    else
      Box2:=Box(conv_integer(AB_xor(57 downto 52)));
    end if;
    if(AB_xor(51 downto 46) = "111111") then
      Box3:= "0000";
    else
      Box3:=Box(conv_integer(AB_xor(51 downto 46)));
    end if;
```

4-bit address as the two MSB bits doesn't play any role

Check the condition to access the data for address#63

This way, the ROM now can become 16-deep and 4-bit wide

Tips and Tricks: ROM Optimization


Site Type	Used	Fixed	Available	Util%
Slice LUTs*	3087	0	303600	1.02
LUT as Logic	3083	0	303600	1.02
LUT as Memory	4	0	130800	<0.01
LUT as Distributed RAM	0	0		
LUT as Shift Register	4	0		
Slice Registers	3981	0	607200	0.66
Register as Flip Flop	3981	0	607200	0.66
Register as Latch	0	0	607200	0.00
F7 Muxes	0	0	151800	0.00
F8 Muxes	0	0	75900	0.00



Site Type	Used	Fixed	Available	Util%
Slice LUTs*	1826	0	303600	0.60
LUT as Logic	1822	0	303600	0.60
LUT as Memory	4	0	130800	<0.01
LUT as Distributed RAM	0	0		
LUT as Shift Register	4	0		
Slice Registers	3981	0	607200	0.66
Register as Flip Flop	3981	0	607200	0.66
Register as Latch	0	0	607200	0.00
F7 Muxes	0	0	151800	0.00
F8 Muxes	0	0	75900	0.00

LUT difference = Original – Proposed (3087 - 1826) = 1261

Tips and Tricks: 500 MHz Wide Multiplier



Site Type	Used	Fixed	Available	Util%
DSPs	36	0	4560	0.79
DSP48E2 only	36			

- Tip: Review log file
- 36 DSP's for 100x100 multiplier
- Not meeting timing, needs pipeline registers
- 8 pipeline registers needed for timing closure

```
//wide multiplier
module wide_mult(clk, h_0, h_1, Y);
    input clk;
    input [99:0] h_0;
    input [99:0] h_1;
    output [199:0] Y;

module wide_mult(clk, h_0, h_1, Y);
    input clk;
    input unsigned [99:0] h_0;
    input unsigned [99:0] h_1;
    output [199:0] Y;

    reg [199:0] y_1;

    // add 5 pipeline reg
    reg [199:0] ypip1, ypip2, ypip3, ypip4, ypip5;

    reg [99:0] A, B;

    (* keep *) reg [99:0] Areg, Breg;

    always @(posedge clk) begin
        A <= h_0 ;
        B <= h_1;
        Areg <= A;
        Breg <= B;
        ypip1 <= Areg*Breg;
        ypip2 <= ypip1;
        ypip3 <= ypip2;
        ypip4 <= ypip3;
        ypip5 <= ypip4;
        y_1 <= ypip5;
    end

    sign Y = y_1;
endmodule
```

WARNING: PARALLEL SYNTHESIS CRITERIA IS NOT MET
 INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 36 [archive/marketing_designs/balacha/customer_d

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.162 ns	Worst Hold Slack (WHS): 0.016 ns	Worst Pulse Width Slack (WPWS): 0.532 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 6626	Total Number of Endpoints: 6626	Total Number of Endpoints: 1547

Tips and Tricks: Multiplier => LUT mapping



> Higher utilization v/s competition for multipliers

> Need to compare LUT based mapping

- >> Map to DSP (use_dsp48 = "no")
- >> Convert to LUT based (-max_dsp 0)

With **-max_dsp 0**

Site Type	Used	Fixed	Available	Util%
CLB LUTs*	13206	0	788160	1.68
LUT as Logic	<u>13206</u>	0	788160	1.68
LUT as Memory	0	0	394560	0.00
CLB Registers	979	0	1576320	0.06
Register as Flip Flop	<u>979</u>	0	1576320	0.06
Register as Latch	0	0	1576320	0.00
CARRY8	1474	0	98520	1.50
F7 Muxes	0	0	394080	0.00
F8 Muxes	0	0	197040	0.00
F9 Muxes	0	0	98520	0.00

With **use_dsp48 = "no"** attribute

Site Type	Used	Fixed	Available	Util%
CLB LUTs*	10512	0	788160	1.33
LUT as Logic	<u>10512</u>	0	788160	1.33
LUT as Memory	0	0	394560	0.00
CLB Registers	494	0	1576320	0.03
Register as Flip Flop	<u>494</u>	0	1576320	0.03
Register as Latch	0	0	1576320	0.00
CARRY8	687	0	98520	0.70
F7 Muxes	0	0	394080	0.00
F8 Muxes	0	0	197040	0.00
F9 Muxes	0	0	98520	0.00

Summary

- > **Following the UltraFast Design Methodology reduces Time-to-Market**
- > **Waiver Mechanism for CDC, Methodology and DRCs enables clean reports and design sign-off**
- > **Ensure Clock Domain Crossing issues are reviewed and fixed**
 - >> Use the waiver mechanism to focus on real issues
- > **Vivado Incremental synthesis reduces compile time**
 - >> Reach out to your FAE for details/issues



XILINX
DEVELOPER
FORUM

