




➤ Building the Adaptable,  
Intelligent World

# Machine Learning Suite

Kamran Khan

Sr Product Manager, AI and ML

**Deep Learning** explores the study of algorithms that can **learn** from and make **predictions** on data



**Deep Learning is Re-Defining many Applications**



**Cloud Acceleration**



**Security**



**Ecommerce Social**



**Financial**



**Surveillance**



**Industrial IOT**




**Medical Bioinformatics**




**Autonomous Vehicles**

# Accelerating AI Inference into Your Cloud Applications




# Overlay Architecture Custom Processors Exploiting Xilinx FPGA Flexibility

- Customized overlays with ISA architecture for optimized implementation
- Easy plug and play with Software Stack



## MLP Engine


Scalable sparse and dense implementation



xDNN – CNN Engine for Large 16 nm Xilinx Devices


Deephi DPU – Flexible CNN Engine with Embedded Focus

CHaiDNN – HLS based open source offering



## Deephi ESE


LSTM Speech to Text engine




Random Forest  
Configurable RF classification



# Machine Learning Inference is Xilinx Focus





**Training:** Process for machine to “learn” and optimize model from data



Focus

**Inference:** Using trained models to predict/estimate outcomes from new observations in efficient deployments

# Deep Learning Models



## Multi-Layer Perceptron

- Classification
- Universal Function Approximator
- Autoencoder

## Convolutional Neural Network

- Feature Extraction
- Object Detection
- Image Segmentation

## Recurrent Neural Network


- Sequence and Temporal Data
- Speech to Text
- Language Translation

## Classification



“Dog”


## Object Detection




## Segmentation



# Seamless Deployment with Open Source Software




# xfDNN flow






# xfDNN Inference Toolbox

## Graph Compiler




- Python tools to quickly compile networks from common Frameworks – Caffe, MxNet and Tensorflow

## Network Optimization




- Automatic network optimizations for lower latency by fusing layers and buffering on-chip memory

## xfDNN Quantizer



- Quickly reduce precision of trained models for deployment
- Maintains 32bit accuracy at 8 bit within 2%


# xfDNN flow



<https://github.com/Xilinx/ML-Development-Stack-From-Xilinx>

# xfDNN Graph Compiler


Pass in a Network



xfDNN  
Graph Compiler

Microcode for xDNN is Produced

# xfDNN Network Deployment



## Fused Layer Optimizations

- Compiler can merge nodes
  - (Conv or EltWise)+Relu
  - Conv + Batch Norm
- Compiler can split nodes
  - Conv 1x1 stride 2 -> Maxpool+Conv 1x1 Stride 1


## On-Chip buffering reduces latency and increases throughput

- xfDNN analyzes network memory needs and optimizes scheduler
  - For Fused and "One Shot" Deployment


## "One Shot" deploys entire network to FPGA

- Optimized for fast, low latency inference
- Entire network, schedule and weights loaded only once to FPGA


# xfDNN Quantizer: Fast and Easy



- 1) Provide FP32 network and model
  - E.g., prototxt and caffemodel




- 2) Provide a small sample set, no labels required
  - 16 to 512 images




- 3) Specify desired precision
  - Quantizes to <8 bits to match Xilinx's DSP

# Xilinx Pruning Overview

**Deep compression**  
Makes algorithm smaller and lighter



Highlight



Compression efficiency



Deep Compression Tool can achieve significant compression on **CNN** and **RNN**

Accuracy


Algorithm can be **compressed 7 times without losing accuracy** under SSD object detection framework



# Pruning Example - SSD



# Supported DNN (Deep Neural Network) by Applications



Application	NTT Request	Function	Algorithm
Face		Face detection	SSD, Densebox
		Landmark Localization	Coordinates Regression
		Face recognition	ResNet + Triplet / A-softmax Loss
		Face attributes recognition	Classification and regression
Pedestrian	1	Pedestrian Detection (Crowd Volume)	SSD
		Pose Estimation	Coordinates Regression
		Person Re-identification	ResNet + Loss Fusion
Video Analytics	1	Object detection	SSD, RefineDet
		Pedestrian Attributes Recognition	GoogleNet
		Car Attributes Recognition	GoogleNet
	1	Car Logo Detection	DenseBox
	1	Car Logo Recognition	GoogleNet + Loss Fusion
	1	License Plate Detection	Modified DenseBox
	1	License Plate Recognition	GoogleNet + Multi-task Learning
ADAS/AD		Object Detection	SSD, YOLOv2, YOLOv3
		3D Car Detection	F-PointNet, AVOD-FPN
		Lane Detection	VPGNet
		Traffic Sign Detection	Modified SSD
		Semantic Segmentation	FPN
		Drivable Space Detection	MobilenetV2-FPN
		Multi-task (Detection+Segmentation)	Deephi



# xDNN Process Engine



# Rapid Feature and Performance Improvement

xDNN-v1  
Q4CY17

- Array of Accumulator
- Int16 (Batch=1) and Int8 (Batch=2) support
- Instructions: Convolution, ReLU, Pool, Elementwise
- Flexible kernel size(square) and strides
- 500 MHz

xDNN-v2  
Q2CY18

- All xDNN-v1 Features
- DDR Caching: Larger Image size
- New Instructions: Depth-wise Convolution, De-convolution, Up-sampling
- Rectangular Kernels
- 500 MHz


xDNN-v3  
Q4CY18

- New Systolic Array Implementation: 2.2x lower latency
- Instruction Level Parallelism – non-blocking data movement
- Batch=1 for Int8 – lower latency
- Feature compatible with xDNN-v2
- 720+ MHz

# XDNN v3 Feature Set

Features		Description	
Supported Operations	Convolution / Deconvolution / Convolution Transpose	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
		Dilation	Factor: 1,2,4
		Activation	ReLU/pReLU
		Bias	Value Per Channel
		Scaling	Scale & Shift Value Per Channel
	Max Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Avg Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Element-wise Add	Width & Height must match; Depth can mismatch.	
	Memory Support	On-Chip Buffering, DDR Caching	
Expanded set of image sizes	Square, Rectangular		
Upsampling	Strides	Factor: 2,4,8,16	
Miscellaneous	Precision	Int16-bit or Int8-bit	

# Xilinx DNN Processor (xDNN)



- > Configurable Overlay Processor
- > DNN Specific Instruction Set
  - >> Convolution, Max Pool etc.
- > Any Network, Any Image Size
- > High Frequency & High Compute Efficiency
- > Compile and run new networks



# ML Suite Overlays with xDNN Processing Engines

## Adaptable


- > AI algorithms are changing rapidly
- > Adjacent acceleration opportunities

## Realtime



- > 10x Low latency than CPU and GPU
- > Data flow processing

## Efficient

- > Performance/watt
- > Low Power





# Flexible: Multi-Network Configuration




1 FPGA Provides 4 Virtual Accelerators For Real Time Deep Learning

# Flexible: Bring Your own IP!



Integrate Custom Applications Directly  
with xDNN Processing Engines






XILINX.  
ALVEO™

 XILINX®




# Alveo – Breathe New Life into Your Data Center



**16nm  
UltraScale™ Architecture**




**NIMBIX** Cloud Deployed  
supercomputing made super human™




**Off-Chip Memory Support**

- Max Capacity: 64GB
- Max Bandwidth: 77GB/s




**Cloud ↔ On-Premise Mobility**




**Internal SRAM**

- Max Capacity: 54MB
- Max Bandwidth: 38TB/s




**Ecosystem of Applications**

- Many available today
- More on the way




**PCIe Gen3x16  
PCIe Gen4x8 w/ CCIX**




**Server OEM Support**

- Major OEMs in Qualification



**HBM2 Memory Support**

- Max Capacity: 8GB
- Max Bandwidth: 460GB/s



**SDAccel** Environment **Accelerate Any Application**

- IDE for compiling, debugging, profiling
- Supports C/C++, RTL, and OpenCL



## U200

**892K**  
LUTs

**35MB**  
Internal SRAM  
Capacity

**31TB/s**  
Internal SRAM  
Bandwidth

**3100img/s**  
CNN Throughput\*

## U250

**1,341K**  
LUTs

**54MB**  
Internal SRAM  
Capacity

**38TB/s**  
Internal SRAM  
Bandwidth

**4100img/s**  
CNN Throughput\*

\*Low-latency GoogLeNet v1



# Solution Stack



**DEVELOPERS**

**End user**

Accelerated Solutions

**100%**


**Xilinx ML Suite**

**Framework, API, Python/Java/C++ Programmability**

Growth of Published Applications

**Hundreds**  
of Developers Trained


GitHub	Open Source Software Tutorial, Apps and Models
xDNN Middleware Tools	xDNN Middleware xDNN Compiler and Optimizer
Runtime	Xilinx xDNN Runtime



Solutions  
Xilinx  
ISVs

RTL, C, C++, OpenCL

Developer Package



**MACHINE LEARNING**

**DATABASE**

Platforms



**Cloud**

FPGA as a Service (FaaS)




**On-premise**

Platform

# Orchestration (Kubernetes, OpenShift, Etc)


Migrate the components to the right hardware resource and manage the container communication across the cluster.



# ML Suite Performance Roadmap



7x Performance Improvement




CPU: <https://mxnet.incubator.apache.org/faq/perf.html>

Nvidia: <https://images.nvidia.com/content/pdf/inference-technical-overview.pdf>

P4 = int8, v100 = fp16


# xDNN YOLO v2 Performance – Image Size 608x608




# Key Differentiating Value vs. Nvidia

## Xilinx Enables . . . .


- > Highest Throughput WITH Low Latency (i.e. low batch)
  - >> AND best Perf / Watt



- > Accelerate the Whole Application for Broad Range of Workloads



- > Innovate Faster than the Silicon Cycle with Adaptable Hardware




# What About Batching?

## Fundamental to GPU Architecture

(Software Defined Data Flow)

**Batching:** Loading up lots of similar Data Sets

- Keep CUDA cores busy
- Hide some memory latency
- Create better SIMT efficiency




High Throughput OR Low Latency

## Not Required for FPGA / ACAP

(Hardware Defined Data Flow)

Independent of Data Set count



- Custom HW kernels
- Custom Memory Hierarchy
- HW pipeline data flow



High Throughput AND Low Latency


# A Batching Example: Image Classification

GPU





# A Batching Example: Image Classification

GPU



FPGA / ACAP



High Throughput

AND

Low Latency




# Integrated Edge – Cloud Roadmap

Edge/Embedded

Cloud/DC

**Models**



Coming to ML Suite at XDF


**Software Stack**



**FPGA IP**




**Platforms**




# Try the Xilinx ML Suite Today

<https://github.com/Xilinx/ml-suite>




The screenshot shows the README page for the Xilinx ML Suite. At the top, it features the Xilinx logo and the title "Xilinx ML Suite". Below this, a paragraph describes the suite's purpose: "The Xilinx ML Suite provides users the tools to develop and deploy Machine Learning applications for Real-time Inference. It provides support for many common machine learning frameworks such as Caffe, MxNet and Tensorflow as well as Python and RESTful APIs." A diagram illustrates the architecture, divided into two sections: "From Community" and "From Xilinx". The "From Community" section includes a "RESTful API" layer and various frameworks: Caffe, Scala, R, JS, python, julia, TensorFlow, and Go. Below these are boxes for "Caffe", TensorFlow, and "mxnet". The "From Xilinx" section consists of two red horizontal bars: "xfDNN Middleware, Tools and Runtime" and "xDNN Processing Engine". At the bottom, a list states: "The ML Suite has three basic parts: 1. xDNN IP - High Performance general CNN processing engine. 2. xfDNN Middleware - Software Library and Tools to Interface with ML Frameworks and optimize them for Real-time Inference."

## AWS EC2 Marketplace



The screenshot shows the Xilinx ML Suite listing on the AWS EC2 Marketplace. The header includes the AWS Marketplace logo and navigation options. The main content area displays the product name "XILINX Xilinx ML Suite" with a "Save to List" button. Below this, there is a "Product Overview" section with a "Highlights" box. The highlights list includes: "Frameworks supported: Caffe, MxNet, TensorFlow", "Pre-trained int16/8 Models Included: GoogLeNet v1, ResNet50, Flowers102, Places365, Yolov2", and "DeepDetect with RESTful and Python API support". A pricing box indicates a "Typical Total Price \$1,650/hr".

## Nimbix NX5



The screenshot shows the Nimbix NX5 interface for the Xilinx ML Suite. The interface features a dark blue background with server racks and the "NIMBIX" logo in white. Below the logo, it says "Xilinx ML Suite" and "Interactive environment for FPGA machine learning development and testing using the Xilinx ML Suite - <https://github.com/Xilinx/ml-suite>". A "Notebook" button is visible at the bottom left.

# Engage with the Community

The screenshot shows the Xilinx ML Suite community forum interface. At the top, there is a navigation bar with the Xilinx logo and menu items: Applications, Products, Developer Zone, Support, and About. Below the navigation bar, the page title is "Xilinx ML Suite". The user profile for "kamrank" is visible, showing 4 notifications and 0 messages. A search bar is present with a "Board" dropdown and a "Search" button. The main content area features an "Announcements" section with a welcome message. Below this, there are links for "Most Recent Threads" and "Community Forums Guidelines". A "Support Resources" section lists various links for getting started and learning more. At the bottom, there is a "Quick links" section with options like "My Settings" and "Mark all posts in Community as New". A table of forum posts is partially visible at the bottom, with columns for Subject, Replies, New, Author, Kudos, and Latest Post.

**XILINX**

Applications Products Developer Zone Support About

Xilinx ML Suite

kamrank Notifications **4** Messages **0**

Community Forums : Xilinx Products : Applications : Xilinx ML Suite

**Announcements**

Welcome to the ML Suite Community Forum. This community should serve as a resource to ask and learn about using ML Suite on all supported platforms, new feature announcements and troubleshooting AI applications.

[Most Recent Threads](#)

Before you post, please read our [Community Forums Guidelines](#) or to get started see our [Community Forum Help](#).

Be sure to take advantage of the following self service support resources for Xilinx ML Suite.

**Support Resources**

<http://www.xilinx.com/ml> [Webinar on Xilinx FPGA Accelerated Inference](#)

[Get started with Xilinx ML Suite on AWS](#) [Get started with Xilinx ML Suite on Nimble](#)

[Access Xilinx Github Machine Learning Suite](#)

[Learn More about ML Suite](#)

New Message Options

**Quick links**

[My Settings](#)

[Edit my preferences](#)

[Mark all posts in Community as New](#)

Subject	Replies	New	Author	Kudos	Latest Post
"failed to load kernel from xilinx" with ml suite			drankin		08-27-2018 08:35 AM



# Building the Adaptable, Intelligent World




# Building the Adaptable, Intelligent World

# A Broader View of ML Benchmarking (Int8)

## Throughput vs. GPU Batch

GoogleNetv1 (Int8)




Alveo Delivers Low, Fixed Latency (< 2ms) in ALL Scenarios



# Next Step: Deepphi Pruning Techniques

## Throughput vs. GPU Batch


GoogleNetv1 (Int8)



Deepphi Proprietary Pruning Increases Performance **30% or More**


# Compute Capability

> INT8 is becoming standard for inference devices




# Compute Capability

> Trends are moving toward lower precision, e.g. INT4 is emerging




# Compute Capability

- > Mixed weight and activation precisions provide additional optimization for inference while keeping high accuracy




# Compute Capability

- > The future we see: each model will have its own mix of datatype for optimal efficiency and accuracy



# Compute Capability


- > Alveo: Most future proof architecture
- > Scalable performance for any data type






# Break Through on Peak Performance

➤ GPU: Introduce new architectures and silicon



➤ Xilinx: Adapt the break through of emerging domain knowledge



# Application Adaptability

Strong Acceleration  
Some Acceleration  
No Acceleration


Machine Learning

Video

Database

HPC & Life Sciences

Financial



More



FPGA




GPU







ASIC

# Infuse Machine Learning with other accelerations




# Custom Deep Learning Pipeline




**Integrate Custom Applications with xDNN. Lower end-to-end latency**

# X + ML Focus Applications Summary


Smart City / Cloud Surveillance  
 • 10x Lower Latency



High Resolution Imaging  
 • 1.6x Faster



Security / Anomaly / Malware  
 • 5x Faster




# ML Suite Solution Stack





**Deep Learning** explores the study of algorithms that can **learn** from and make **predictions** on data



**Deep Learning is Re-Defining many Applications**



**Cloud Acceleration**



**Security**



**Ecommerce Social**



**Financial**



**Surveillance**



**Industrial IOT**




**Medical Bioinformatics**



**Autonomous Vehicles**




# Accelerating AI Inference into Your Cloud Applications




# Overlay Architecture Custom Processors Exploiting Xilinx FPGA Flexibility

- Customized overlays with ISA architecture for optimized implementation
- Easy plug and play with Software Stack



## MLP Engine


Scalable sparse and dense implementation



xDNN – CNN Engine for Large 16 nm Xilinx Devices


Deephi DPU – Flexible CNN Engine with Embedded Focus

CHaiDNN – HLS based open source offering





## Deephi ESE

LSTM Speech to Text engine



Random Forest  
Configurable RF classification

# Deep Learning Models



## Multi-Layer Perceptron

- Classification
- Universal Function Approximator
- Autoencoder

## Convolutional Neural Network

- Feature Extraction
- Object Detection
- Image Segmentation

## Recurrent Neural Network


- Sequence and Temporal Data
- Speech to Text
- Language Translation

## Classification




“Dog”


## Object Detection



## Segmentation



# Seamless Deployment with Open Source Software



# xDNN Process Engine



# Rapid Feature and Performance Improvement

xDNN-v1  
Q4CY17

- Array of Accumulator
- Int16 (Batch=1) and Int8 (Batch=2) support
- Instructions: Convolution, ReLU, Pool, Elementwise
- Flexible kernel size(square) and strides
- 500 MHz

xDNN-v2  
Q2CY18

- All xDNN-v1 Features
- DDR Caching: Larger Image size
- New Instructions: Depth-wise Convolution, De-convolution, Up-sampling
- Rectangular Kernels
- 500 MHz


xDNN-v3  
Q4CY18

- New Systolic Array Implementation: 2.2x lower latency
- Instruction Level Parallelism – non-blocking data movement
- Batch=1 for Int8 – lower latency
- Feature compatible with xDNN-v2
- 720+ MHz

# XDNN v3 Feature Set

Features		Description	
Supported Operations	Convolution / Deconvolution / Convolution Transpose	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
		Dilation	Factor: 1,2,4
		Activation	ReLU/pReLU
		Bias	Value Per Channel
		Scaling	Scale & Shift Value Per Channel
	Max Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Avg Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Element-wise Add	Width & Height must match; Depth can mismatch.	
	Memory Support	On-Chip Buffering, DDR Caching	
Expanded set of image sizes	Square, Rectangular		
Upsampling	Strides	Factor: 2,4,8,16	
Miscellaneous	Precision	Int16-bit or Int8-bit	


# Xilinx DNN Processor (xDNN)



- > Configurable Overlay Processor
- > DNN Specific Instruction Set
  - >> Convolution, Max Pool etc.
- > Any Network, Any Image Size
- > High Frequency & High Compute Efficiency
- > Compile and run new networks



# xDNN Compiler + Runtime




<https://github.com/Xilinx/ml-suite>

# xDNN v3 Implementation on Alveo U200

- > 3 Large 96x16 PEs– 1 in each SLR – 5.2 ML Shell
- > Kernels @ 720 MHz/360MHz


Resource	Count	Utilization
LUTs	658k	52%
DSPs	5661	80%
BRAM	1258	58%
URAM	864	92%



# xDNN v3 Implementation on Alveo U250

- > 4 Large 96x16 PEs– 1 in each SLR – standard 5.2 Shell
- > Kernels at 700 MHz/350 MHz

Resource	Count	Utilization
LUTs	876k	51%
DSPs	7548	62%
BRAM	1632	61%
URAM	1152	90%



# ML Suite Overlays with xDNN Processing Engines

## Adaptable


- > AI algorithms are changing rapidly
- > Adjacent acceleration opportunities

## Realtime



- > 10x Low latency than CPU and GPU
- > Data flow processing

## Efficient

- > Performance/watt
- > Low Power





# Flexible: Multi-Network Configuration




1 FPGA Provides 4 Virtual Accelerators For Real Time Deep Learning

# Flexible: Bring Your own IP!




Integrate Custom Applications Directly  
with xDNN Processing Engines

# xDNN GoogLeNet v1 Performance – Image Size 224x224




# xDNN YOLO v2 Performance – Image Size 608x608





# xDNN Real Time Performance


xDNN v3 Throughput Performance



# Xilinx Inference Middleware - xfDNN



# Unified Simple User Experience from Cloud to XBB



# Xilinx ML Suite

## ➤ ML Suite

### >> Supported Frameworks:

- Caffe
- MxNet
- Tensorflow
- Python Support
- Darknet

### >> Jupyter Notebooks available:


- Image Classification with Caffe
- Using the xFDNN Compiler w/ a Caffe Model
- Using the xFDNN Quantizer w/ a Caffe Model

### >> Pre-trained Models

- Caffe 8/16-bit
  - GoogLeNet v1
  - ResNet50
  - Flowers102
  - Places365
- Python 8/16-bit
  - Yolov2
- MxNet 8/16-bit
  - GoogLeNet v1


### >> xFDNN Tools

- Compiler
- Quantizer




<https://github.com/Xilinx/ml-suite>

# Seamless Deployment with Open Source Software




# xfDNN flow




# xfDNN Inference Toolbox

## Graph Compiler




- Python tools to quickly compile networks from common Frameworks – Caffe, MxNet and Tensorflow

## Network Optimization




- Automatic network optimizations for lower latency by fusing layers and buffering on-chip memory

## xfDNN Quantizer



- Quickly reduce precision of trained models for deployment
- Maintains 32bit accuracy at 8 bit within 2%

# xfDNN flow




<https://github.com/Xilinx/ML-Development-Stack-From-Xilinx>



# xfDNN Graph Compiler


Pass in a Network



xfDNN  
Graph Compiler

Microcode for xDNN is Produced

# xfDNN Network Deployment



## Fused Layer Optimizations

- Compiler can merge nodes
  - (Conv or EltWise)+Relu
  - Conv + Batch Norm
- Compiler can split nodes
  - Conv 1x1 stride 2 -> Maxpool+Conv 1x1 Stride 1


## On-Chip buffering reduces latency and increases throughput

- xfDNN analyzes network memory needs and optimizes scheduler
  - For Fused and "One Shot" Deployment


## "One Shot" deploys entire network to FPGA

- Optimized for fast, low latency inference
- Entire network, schedule and weights loaded only once to FPGA


# xfDNN Quantizer: Fast and Easy



- 1) Provide FP32 network and model
  - E.g., prototxt and caffemodel





- 2) Provide a small sample set, no labels required
  - 16 to 512 images





- 3) Specify desired precision
  - Quantizes to <8 bits to match Xilinx's DSP

# Flexible: Multi-Network Configuration



1 FPGA Provides 4 Virtual Accelerators For Real Time Deep Learning

# Flexible: Bring Your own IP!




Integrate Custom Applications Directly  
with xDNN Processing Engines

**X + ML**




# X + ML Focus Applications Summary

Smart City / Cloud Surveillance  
 • 10x Lower Latency




CPU/GPU		
Decode	OpenCV	CNN
H.264	16 ms	10 ms
H.264	9 ms	1.7 ms
10x Lower Latency		

**Xilinx Advantage**




High Resolution Imaging  
 • 1.6x Faster




CPU/GPU		
OpenCV	CNN	
100 ms	2.13 s	
20 ms	.85 s	1.6x Faster

**Xilinx Advantage**




Security / Anomaly / Malware  
 • 5x Faster



CPU/GPU		
NIC	MLP	
?	20k / s	
5x Faster	100k / s	1.6x Faster

**Xilinx Advantage**



# ML Suite + DeepPhi





# Integrated Xilinx-Deepphi Roadmap

Edge/Embedded

Cloud/DC

**Models**

20+ pruned / customized / basic models

Coming to ML Suite at XDF

Deepphi Pruning

**Software Stack**

Deepphi Quantizer

xfDNN Quantizer

Deepphi Compiler

SDSoC

SDAccel

xfDNN Compiler

Deepphi Runtime

xfDNN Runtime

**FPGA IP**

Deepphi DPU

Deepphi LSTM

xDNN

**Platforms**



Z7020 Board



Z7020 SOM



ZU2/3 SOM



ZU2/3 Card



ZU9 Card



ZCU102



ZCU104



pyriq Ultra96 nx



Xilinx U200, U250, U280




Alibaba Cloud  
aliyun.com



# Xilinx Pruning Overview

**Deep compression**  
Makes algorithm smaller and lighter



Highlight





**Compression efficiency**

Deep Compression Tool can achieve significant compression on **CNN** and **RNN**


**Accuracy**

Algorithm can be **compressed 7 times without losing accuracy** under SSD object detection framework

# Pruning Example - SSD



# Supported DNN (Deep Neural Network) by Applications




Application	NTT Request	Function	Algorithm
Face		Face detection	SSD, Densebox
		Landmark Localization	Coordinates Regression
		Face recognition	ResNet + Triplet / A-softmax Loss
		Face attributes recognition	Classification and regression
Pedestrian	1	Pedestrian Detection (Crowd Volume)	SSD
		Pose Estimation	Coordinates Regression
		Person Re-identification	ResNet + Loss Fusion
Video Analytics	1	Object detection	SSD, RefineDet
		Pedestrian Attributes Recognition	GoogleNet
		Car Attributes Recognition	GoogleNet
	1	Car Logo Detection	DenseBox
	1	Car Logo Recognition	GoogleNet + Loss Fusion
	1	License Plate Detection	Modified DenseBox
	1	License Plate Recognition	GoogleNet + Multi-task Learning
ADAS/AD		Object Detection	SSD, YOLOv2, YOLOv3
		3D Car Detection	F-PointNet, AVOD-FPN
		Lane Detection	VPGNet
		Traffic Sign Detection	Modified SSD
		Semantic Segmentation	FPN
		Drivable Space Detection	MobilenetV2-FPN
		Multi-task (Detection+Segmentation)	Deephi



# ML Suite Performance Roadmap



7x Performance Improvement



CPU: <https://mxnet.incubator.apache.org/faq/perf.html>

Nvidia: <https://images.nvidia.com/content/pdf/inference-technical-overview.pdf>

P4 = int8, v100 = fp16

**Visit [Xilinx.com/ML](https://www.xilinx.com/ML) for more information**

<https://www.xilinx.com/applications/megatrends/machine-learning.html>



**Adaptable.**  
**Intelligent.**

