


# ➤ Building the Adaptable, Intelligent World

## Machine Learning Suite

Kamran Khan

Sr Product Manager, AI and ML

**Deep Learning** explores the study of algorithms that can learn from and make predictions on data



# Deep Learning is Re-Defining many Applications



# Cloud Acceleration



## Security      Ecommerce Social



# Ecommerce Social Financial




## Financial



## Surveillance




# Industrial IoT



# Medical Autonomous Bioinformatics Vehicles



# Accelerating AI Inference into Your Cloud Applications




**NIMBIX**




# Overlay Architecture Custom Processors Exploiting Xilinx FPGA Flexibility


- Customized overlays with ISA architecture for optimized implementation
- Easy plug and play with Software Stack




[MLP Engine](#)  
Scalable sparse and dense implementation



[xDNN](#) – CNN Engine for Large 16 nm Xilinx Devices  
[Deephi DPU](#) – Flexible CNN Engine with Embedded Focus  
[CHaiDNN](#) – HLS based open source offering




[Deephi ESE](#)  
LSTM Speech to Text engine




[Random Forest](#)  
Configurable RF classification

# Machine Learning Inference is Xilinx Focus




**Training:** Process for machine to “learn” and optimize model from data



Focus

**Inference:** Using trained models to predict/estimate outcomes from new observations in efficient deployments

# Deep Learning Models




## Multi-Layer Perceptron

- Classification
- Universal Function Approximator
- Autoencoder



## Convolutional Neural Network

- Feature Extraction
- Object Detection
- Image Segmentation



## Recurrent Neural Network


- Sequence and Temporal Data
- Speech to Text
- Language Translation

## Classification



“Dog”


## Object Detection




## Segmentation



# Seamless Deployment with Open Source Software




# xfDNN flow



<https://github.com/Xilinx/ml-suite>


# xfDNN Inference Toolbox

## Graph Compiler




- Python tools to quickly compile networks from common Frameworks – Caffe, MxNet and Tensorflow

## Network Optimization




- Automatic network optimizations for lower latency by fusing layers and buffering on-chip memory

## xfDNN Quantizer



- Quickly reduce precision of trained models for deployment
- Maintains 32bit accuracy at 8 bit within 2%

# xFDNN flow



<https://github.com/Xilinx/ML-Development-Stack-From-Xilinx>

# xFDNN Graph Compiler


Pass in a Network



xFDNN  
Graph Compiler

Microcode for xDNN is Produced

# xFDNN Network Deployment



## Fused Layer Optimizations

- Compiler can merge nodes
  - (Conv or EltWise)+Relu
  - Conv + Batch Norm
- Compiler can split nodes
  - Conv 1x1 stride 2 -> Maxpool+Conv 1x1 Stride 1




## On-Chip buffering reduces latency and increases throughput

- xfDNN analyzes network memory needs and optimizes scheduler
  - For Fused and "One Shot" Deployment

## "One Shot" deploys entire network to FPGA

- Optimized for fast, low latency inference
- Entire network, schedule and weights loaded only once to FPGA

# xFDNN Quantizer: Fast and Easy




- 1) Provide FP32 network and model
  - E.g., prototxt and caffemodel
- 2) Provide a small sample set, no labels required
  - 16 to 512 images

- 3) Specify desired precision
  - Quantizes to <8 bits to match Xilinx's DSP

# Xilinx Pruning Overview

**Deep compression**  
Makes algorithm smaller and lighter



Highlight





Compression efficiency

Deep Compression Tool can achieve significant compression on **CNN** and **RNN**

Accuracy


Algorithm can be **compressed 7 times without losing accuracy** under SSD object detection framework

# Pruning Example - SSD



>> 15

# Supported DNN (Deep Neural Network) by Applications



Application	NTT Request	Function	Algorithm
Face		Face detection	SSD, Densebox
		Landmark Localization	Coordinates Regression
		Face recognition	ResNet + Triplet / A-softmax Loss
		Face attributes recognition	Classification and regression
Pedestrian	1	Pedestrian Detection (Crowd Volume)	SSD
		Pose Estimation	Coordinates Regression
		Person Re-identification	ResNet + Loss Fusion
Video Analytics	1	Object detection	SSD, RefineDet
		Pedestrian Attributes Recognition	GoogleNet
		Car Attributes Recognition	GoogleNet
	1	Car Logo Detection	DenseBox
	1	Car Logo Recognition	GoogleNet + Loss Fusion
	1	License Plate Detection	Modified DenseBox
	1	License Plate Recognition	GoogleNet + Multi-task Learning
ADAS/AD		Object Detection	SSD, YOLOv2, YOLOv3
		3D Car Detection	F-PointNet, AVOD-FPN
		Lane Detection	VPGNet
		Traffic Sign Detection	Modified SSD
		Semantic Segmentation	FPN
		Driveable Space Detection	MobilenetV2-FPN
		Multi-task (Detection+Segmentation)	Deephi

# xDNN Process Engine



# Rapid Feature and Performance Improvement

xDNN-v1  
Q4CY17

- Array of Accumulator
- Int16 (Batch=1) and Int8 (Batch=2) support
- Instructions: Convolution, ReLU, Pool, Elementwise
- Flexible kernel size(square) and strides
- 500 MHz

xDNN-v2  
Q2CY18

- All xDNN-v1 Features
- DDR Caching: Larger Image size
- New Instructions: Depth-wise Convolution, De-convolution, Up-sampling
- Rectangular Kernels
- 500 MHz


xDNN-v3  
Q4CY18

- New Systolic Array Implementation: 2.2x lower latency
- Instruction Level Parallelism – non-blocking data movement
- Batch=1 for Int8 – lower latency
- Feature compatible with xDNN-v2
- 720+ MHz

# XDNN v3 Feature Set

Features		Description	
Supported Operations	Convolution / Deconvolution / Convolution Transpose	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
		Dilation	Factor: 1,2,4
		Activation	ReLU/pReLU
		Bias	Value Per Channel
		Scaling	Scale & Shift Value Per Channel
	Max Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Avg Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Element-wise Add	Width & Height must match; Depth can mismatch.	
	Memory Support	On-Chip Buffering, DDR Caching	
	Expanded set of image sizes	Square, Rectangular	
	Upsampling	Strides	Factor: 2,4,8,16
Miscellaneous	Precision	Int16-bit or Int8-bit	

# Xilinx DNN Processor (xDNN)



- > Configurable Overlay Processor
- > DNN Specific Instruction Set
  - >> Convolution, Max Pool etc.
- > Any Network, Any Image Size
- > High Frequency & High Compute Efficiency
- > Compile and run new networks

# ML Suite Overlays with xDNN Processing Engines

## Adaptable


- > AI algorithms are changing rapidly
- > Adjacent acceleration opportunities

## Realtime


- > 10x Low latency than CPU and GPU
- > Data flow processing

## Efficient

- > Performance/watt
- > Low Power




# Flexible: Multi-Network Configuration




1 FPGA Provides 4 Virtual Accelerators  
For Real Time Deep Learning

# Flexible: Bring Your own IP!




Integrate Custom Applications Directly  
with xDNN Processing Engines




XILINX®

# Alveo – Breathe New Life into Your Data Center



16nm  
UltraScale™ Architecture



## Off-Chip Memory Support

- Max Capacity: 64GB
- Max Bandwidth: 77GB/s




## Internal SRAM

- Max Capacity: 54MB
- Max Bandwidth: 38TB/s



PCIe Gen3x16  
PCIe Gen4x8 w/ CCIX



## HBM2 Memory Support

- Max Capacity: 8GB
- Max Bandwidth: 460GB/s

**NIMBIX**  
supercomputing made super human™ Cloud Deployed



Cloud ↔ On-Premise Mobility



## Ecosystem of Applications

- Many available today
- More on the way



## Server OEM Support

- Major OEMs in Qualification

SDAccel  
Environment

## Accelerate Any Application

- IDE for compiling, debugging, profiling
- Supports C/C++, RTL, and OpenCL



## U200

892K  
LUTs

35MB  
Internal SRAM  
Capacity

31TB/s  
Internal SRAM  
Bandwidth

3100img/s  
CNN Throughput\*

## U250

1,341K  
LUTs

54MB  
Internal SRAM  
Capacity

38TB/s  
Internal SRAM  
Bandwidth

4100img/s  
CNN Throughput\*

# Solution Stack



## DEVELOPERS

**100%**

Growth of Published Applications

**Hundreds** of Developers Trained

RTL, C, C++, OpenCL




Accelerated Solutions

Developer Package

Platforms

## Xilinx ML Suite



## End user

Framework, API, Python/Java/C++ Programmability

**HPC & LIFE SCIENCES**

**FINANCIAL**

**VIDEO**

**MACHINE LEARNING**

**DATABASE**

Solutions Xilinx ISVs

Platform




FPGA as a Service (FaaS)




On-premise

# Orchestration (Kubernetes, OpenShift, Etc)

Migrate the components to the right hardware resource and manage the container communication across the cluster.



# ML Suite Performance Roadmap




CPU: <https://mxnet.incubator.apache.org/faq/perf.html>

Nvidia: <https://images.nvidia.com/content/pdf/inference-technical-overview.pdf>

P4 = int8, v100 = fp16

© Copyright 2018 Xilinx



# xDNN YOLO v2 Performance – Image Size 608x608



# Key Differentiating Value vs. Nvidia

## Xilinx Enables . . .

- > Highest Throughput WITH Low Latency (i.e. low batch)
  - >> AND best Perf / Watt
- > Accelerate the Whole Application for Broad Range of Workloads
- > Innovate Faster than the Silicon Cycle with Adaptable Hardware



# What About Batching?

## Fundamental to GPU Architecture

(Software Defined Data Flow)

**Batching:** Loading up lots of similar Data Sets

- Keep CUDA cores busy
- Hide some memory latency
- Create better SIMD efficiency

**GPU**

Input 1  
Input 2  
Input 3  
Input 4

Result 1  
Result 2  
Result 3  
Result 4

## Not Required for FPGA / ACAP

(Hardware Defined Data Flow)

Independent of Data Set count

- Custom HW kernels
- Custom Memory Hierarchy
- HW pipeline data flow

**FPGA/ACAP**


Input 1  
Input 2  
Input 3  
Input 4

Result 1  
Result 2  
Result 3  
Result 4

High Throughput **OR** Low Latency



High Throughput **AND** Low Latency

# A Batching Example: Image Classification




# A Batching Example: Image Classification

GPU




FPGA / ACAP



High Throughput  
AND  
Low Latency

# Integrated Edge – Cloud Roadmap



# Try the Xilinx ML Suite Today

<https://github.com/Xilinx/ml-suite>

The Xilinx ML Suite provides users the tools to develop and deploy Machine Learning applications for Real-time Inference. It provides support for many common machine learning frameworks such as Caffe, MxNet and Tensorflow as well as Python and RESTful APIs.

From Community:

- {RESTful API}
- Caffe
- Tensorflow
- mxnet

From Xilinx:

- xfDNN Middleware, Tools and Runtime
- xDNN Processing Engine

The ML Suite has three basic parts:

1. xDNN IP - High Performance general CNN processing engine.
2. xfDNN Middleware - Software Library and Tools to Interface with ML Frameworks and optimize them for Real-time Inference

## AWS EC2 Marketplace

Xilinx ML Suite

Sold by: Xilinx Latest Version: 18.04.02

Xilinx's new Machine Learning suite enables users to easily evaluate, develop and deploy FPGA-accelerated inference using ready-to-run network models including

Overview Pricing Usage Support Reviews

Product Overview

In this Machine Learning Suite AMI, users easily integrate machine learning into their current applications and deploy them quickly. Users can evaluate image classification through Caffe, MxNet and Tensorflow with simple examples for 16 bit and 8 bit models.

With the integrated DeepDetect Application, users can learn how to integrate machine learning into their applications with easy to use RESTful APIs and Python APIs.

Pre-trained models are included to give users flexibility to quickly assess and choose the right model for their applications. Step by step tutorials walk users through running the included examples and applications.

For more information from Xilinx on Machine learning, please visit [www.xilinx.com/ml](http://www.xilinx.com/ml)

## Nimbix NX5

Xilinx ML Suite From \$3.00/hr


NIMBIX

Xilinx ML Suite

Interactive environment for FPGA machine learning development and testing using the Xilinx ML Suite - <https://github.com/Xilinx/ml-suite>

Notebook

# Engage with the Community



The screenshot shows the Xilinx ML Suite Community Forum interface. At the top, there's a navigation bar with links for Applications, Products, Developer Zone, Support, and About. Below the navigation bar, the page title is "Xilinx ML Suite". On the left, a user profile for "kamrank" is shown with a red XILINX icon, 4 notifications, and 0 messages. A breadcrumb trail indicates the current location: Community Forums > Xilinx Products > Applications > Xilinx ML Suite. A black banner labeled "Announcements" spans the width of the page. Below it, a message welcomes users to the forum, stating it's a resource for learning about ML Suite on supported platforms, new feature announcements, and troubleshooting AI applications. A section titled "Most Recent Threads" provides instructions for posting, linking to "Community Forums Guidelines" and "Community Forum Help". Another section, "Support Resources", lists links to the Xilinx ML Suite website, AWS documentation, GitHub, and a webinar page. At the bottom, there's a search bar, a "New Message" button, and a "Quick links" sidebar with options for "My Settings", "Edit my preferences", and "Mark all posts in Community as New". A footer at the very bottom contains the Xilinx logo and the text "© Copyright 2018 Xilinx".




# ➤ Building the Adaptable, Intelligent World



# ➤ Building the Adaptable, Intelligent World

# A Broader View of ML Benchmarking (Int8)


## Throughput vs. GPU Batch



Alveo Delivers Low, Fixed Latency (< 2ms) in ALL Scenarios

# Next Step: Deephi Pruning Techniques


## Throughput vs. GPU Batch



Deephi Proprietary Pruning Increases Performance 30% or More


# Compute Capability

- > INT8 is becoming standard for inference devices




# Compute Capability

> Trends are moving toward lower precision, e.g. INT4 is emerging




# Compute Capability

- > Mixed weight and activation precisions provide additional optimization for inference while keeping high accuracy




# Compute Capability

- > The future we see: each model will have its own mix of datatype for optimal efficiency and accuracy




# Compute Capability

- > Alveo: Most future proof architecture
- > Scalable performance for any data type




# Break Through on Peak Performance

► GPU: Introduce new architectures and silicon



► Xilinx: Adapt the break through of emerging domain knowledge



# Application Adaptability

Strong Acceleration  
Some Acceleration  
No Acceleration


## Machine Learning

## Video

## Database

## HPC & Life Sciences

## Financial



FPGA



GPU



ASIC




# Infuse Machine Learning with other accelerations

Database



Machine  
Learning



Video





HPC & Life  
Sciences



Financial






# Custom Deep Learning Pipeline






Integrate Custom Applications with xDNN. Lower end-to-end latency

# X + ML Focus Applications Summary




Smart City / Cloud Surveillance  
• 10x Lower Latency



High Resolution Imaging  
• 1.6x Faster




Security / Anomaly / Malware  
• 5x Faster



# ML Suite Solution Stack



**Deep Learning** explores the study of algorithms that can learn from and make predictions on data



# Deep Learning is Re-Defining many Applications



# Cloud Acceleration



## Security      Ecommerce Social



# Ecommerce Social




Financial



## Surveillance




# Industrial IoT



# Medical Autonomous Bioinformatics Vehicles



# Accelerating AI Inference into Your Cloud Applications




**NIMBIX**




# Overlay Architecture Custom Processors Exploiting Xilinx FPGA Flexibility


- Customized overlays with ISA architecture for optimized implementation
- Easy plug and play with Software Stack




[MLP Engine](#)  
Scalable sparse and dense implementation



[xDNN](#) – CNN Engine for Large 16 nm Xilinx Devices  
[Deephi DPU](#) – Flexible CNN Engine with Embedded Focus  
[CHaiDNN](#) – HLS based open source offering




[Deephi ESE](#)  
LSTM Speech to Text engine



[Random Forest](#)  
Configurable RF classification

# Deep Learning Models




## Multi-Layer Perceptron

- Classification
- Universal Function Approximator
- Autoencoder



## Convolutional Neural Network

- Feature Extraction
- Object Detection
- Image Segmentation



## Recurrent Neural Network


- Sequence and Temporal Data
- Speech to Text
- Language Translation

## Classification



“Dog”


## Object Detection



## Segmentation



# Seamless Deployment with Open Source Software



# xDNN Process Engine



# Rapid Feature and Performance Improvement

xDNN-v1  
Q4CY17

- Array of Accumulator
- Int16 (Batch=1) and Int8 (Batch=2) support
- Instructions: Convolution, ReLU, Pool, Elementwise
- Flexible kernel size(square) and strides
- 500 MHz

xDNN-v2  
Q2CY18

- All xDNN-v1 Features
- DDR Caching: Larger Image size
- New Instructions: Depth-wise Convolution, De-convolution, Up-sampling
- Rectangular Kernels
- 500 MHz


xDNN-v3  
Q4CY18

- New Systolic Array Implementation: 2.2x lower latency
- Instruction Level Parallelism – non-blocking data movement
- Batch=1 for Int8 – lower latency
- Feature compatible with xDNN-v2
- 720+ MHz

# XDNN v3 Feature Set


Features		Description	
Supported Operations	Convolution / Deconvolution / Convolution Transpose	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
		Dilation	Factor: 1,2,4
		Activation	ReLU/pReLU
		Bias	Value Per Channel
		Scaling	Scale & Shift Value Per Channel
	Max Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Avg Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Element-wise Add	Width & Height must match; Depth can mismatch.	
	Memory Support	On-Chip Buffering, DDR Caching	
	Expanded set of image sizes	Square, Rectangular	
	Upsampling	Strides	Factor: 2,4,8,16
Miscellaneous	Precision	Int16-bit or Int8-bit	

# Xilinx DNN Processor (xDNN)



- > Configurable Overlay Processor
- > DNN Specific Instruction Set
  - >> Convolution, Max Pool etc.
- > Any Network, Any Image Size
- > High Frequency & High Compute Efficiency
- > Compile and run new networks

# xDNN Compiler + Runtime




<https://github.com/Xilinx/ml-suite>

# xDNN v3 Implementation on Alveo U200

- > 3 Large 96x16 PEs – 1 in each SLR – 5.2 ML Shell
- > Kernels @ 720 MHz/360MHz


Resource	Count	Utilization
LUTs	658k	52%
DSPs	5661	80%
BRAM	1258	58%
URAM	864	92%



# xDNN v3 Implementation on Alveo U250

- > 4 Large 96x16 PEs – 1 in each SLR – standard 5.2 Shell
- > Kernels at 700 MHz/350 MHz

Resource	Count	Utilization
LUTs	876k	51%
DSPs	7548	62%
BRAM	1632	61%
URAM	1152	90%



# ML Suite Overlays with xDNN Processing Engines

## Adaptable


- > AI algorithms are changing rapidly
- > Adjacent acceleration opportunities

## Realtime



- > 10x Low latency than CPU and GPU
- > Data flow processing

## Efficient

- > Performance/watt
- > Low Power




# Flexible: Multi-Network Configuration




1 FPGA Provides 4 Virtual Accelerators  
For Real Time Deep Learning

# Flexible: Bring Your own IP!




Integrate Custom Applications Directly  
with xDNN Processing Engines


# xDNN GoogLeNet v1 Performance – Image Size 224x224



# xDNN YOLO v2 Performance – Image Size 608x608




# xDNN Real Time Performance



# Xilinx Inference Middleware - xfDNN



# Unified Simple User Experience from Cloud to XBB



# Xilinx ML Suite

## » ML Suite

### » Supported Frameworks:

- Caffe
- MxNet
- Tensorflow
- Python Support
- Darknet

### » Jupyter Notebooks available:


- Image Classification with Caffe
- Using the xfDNN Compiler w/ a Caffe Model
- Using the xfDNN Quantizer w/ a Caffe Model

### » Pre-trained Models

- Caffe 8/16-bit
  - GoogLeNet v1
  - ResNet50
  - Flowers102
  - Places365
- Python 8/16-bit
  - Yolov2
- MxNet 8/16-bit
  - GoogLeNet v1


### » xfDNN Tools

- Compiler
- Quantizer




<https://github.com/Xilinx/ml-suite>

# Seamless Deployment with Open Source Software




# xfDNN flow



<https://github.com/Xilinx/ml-suite>


# xfDNN Inference Toolbox

## Graph Compiler




- Python tools to quickly compile networks from common Frameworks – Caffe, MxNet and Tensorflow

## Network Optimization




- Automatic network optimizations for lower latency by fusing layers and buffering on-chip memory

## xfDNN Quantizer



- Quickly reduce precision of trained models for deployment
- Maintains 32bit accuracy at 8 bit within 2%

# xFDNN flow



<https://github.com/Xilinx/ML-Development-Stack-From-Xilinx>

# xFDNN Graph Compiler


Pass in a Network



xFDNN  
Graph Compiler

Microcode for xDNN is Produced

# xFDNN Network Deployment



## Fused Layer Optimizations

- Compiler can merge nodes
  - (Conv or EltWise)+Relu
  - Conv + Batch Norm
- Compiler can split nodes
  - Conv 1x1 stride 2 -> Maxpool+Conv 1x1 Stride 1



## On-Chip buffering reduces latency and increases throughput

- xFDNN analyzes network memory needs and optimizes scheduler
  - For Fused and “One Shot” Deployment


## “One Shot” deploys entire network to FPGA

- Optimized for fast, low latency inference
- Entire network, schedule and weights loaded only once to FPGA

# xFDNN Quantizer: Fast and Easy





- 1) Provide FP32 network and model
  - E.g., prototxt and caffemodel
- 2) Provide a small sample set, no labels required
  - 16 to 512 images




- 3) Specify desired precision
  - Quantizes to <8 bits to match Xilinx's DSP

# Flexible: Multi-Network Configuration



1 FPGA Provides 4 Virtual Accelerators  
For Real Time Deep Learning

# Flexible: Bring Your own IP!






Integrate Custom Applications Directly  
with xDNN Processing Engines

X + ML






# X + ML Focus Applications Summary




Smart City / Cloud Surveillance  
• 10x Lower Latency



High Resolution Imaging  
• 1.6x Faster




Security / Anomaly / Malware  
• 5x Faster



# ML Suite + Deephi




# Integrated Xilinx-Deephi Roadmap



# Xilinx Pruning Overview

**Deep compression**  
Makes algorithm smaller and lighter



Highlight





Compression efficiency

Deep Compression Tool can achieve significant compression on **CNN** and **RNN**


Accuracy

Algorithm can be **compressed 7 times without losing accuracy** under SSD object detection framework

# Pruning Example - SSD




# Supported DNN (Deep Neural Network) by Applications



>> 93

Application	NTT Request	Function	Algorithm
Face		Face detection	SSD, Densebox
		Landmark Localization	Coordinates Regression
		Face recognition	ResNet + Triplet / A-softmax Loss
		Face attributes recognition	Classification and regression
Pedestrian	1	Pedestrian Detection (Crowd Volume)	SSD
		Pose Estimation	Coordinates Regression
		Person Re-identification	ResNet + Loss Fusion
Video Analytics	1	Object detection	SSD, RefineDet
		Pedestrian Attributes Recognition	GoogleNet
		Car Attributes Recognition	GoogleNet
	1	Car Logo Detection	DenseBox
	1	Car Logo Recognition	GoogleNet + Loss Fusion
	1	License Plate Detection	Modified DenseBox
	1	License Plate Recognition	GoogleNet + Multi-task Learning
ADAS/AD		Object Detection	SSD, YOLOv2, YOLOv3
		3D Car Detection	F-PointNet, AVOD-FPN
		Lane Detection	VPGNet
		Traffic Sign Detection	Modified SSD
		Semantic Segmentation	FPN
		Driveable Space Detection	MobilenetV2-FPN
		Multi-task (Detection+Segmentation)	Deephi

# ML Suite Performance Roadmap



CPU: <https://mxnet.incubator.apache.org/faq/perf.html>

Nvidia: <https://images.nvidia.com/content/pdf/inference-technical-overview.pdf>

P4 = int8, v100 = fp16

© Copyright 2018 Xilinx

**Visit Xilinx.com/ML for more information**

<https://www.xilinx.com/applications/megatrends/machine-learning.html>



**Adaptable.  
Intelligent.**

