



➤ Building the Adaptable,  
Intelligent World


# Machine Learning Suite

Kamran Khan

Sr Product Manager, AI and ML



© Copyright 2018 Xilinx



**Deep Learning** explores the study of algorithms that can **learn** from and make **predictions** on data



**Deep Learning is Re-Defining many Applications**



Cloud Acceleration



Security



Ecommerce Social



Financial



Surveillance



Industrial IOT




Medical Bioinformatics



Autonomous Vehicles

# Accelerating AI Inference into Your Cloud Applications




© Copyright 2018 Xilinx



# Overlay Architecture Custom Processors Exploiting Xilinx FPGA Flexibility

- Customized overlays with ISA architecture for optimized implementation
- Easy plug and play with Software Stack



## MLP Engine

Scalable sparse and dense implementation



xDNN – CNN Engine for Large 16 nm Xilinx Devices


Deephi DPU – Flexible CNN Engine with Embedded Focus

CHaiDNN – HLS based open source offering




## Deephi ESE

LSTM Speech to Text engine




Random Forest  
Configurable RF classification

# Machine Learning Inference is Xilinx Focus



**Training:** Process for machine to "learn" and optimize model from data




**Inference:** Using trained models to predict/estimate outcomes from new observations in efficient deployments

<https://arxiv.org/pdf/1510.00149v5.pdf>

© Copyright 2018 Xilinx

 XILINX

# Deep Learning Models



## Multi-Layer Perceptron

- Classification
- Universal Function Approximator
- Autoencoder

## Convolutional Neural Network

- Feature Extraction
- Object Detection
- Image Segmentation

## Recurrent Neural Network

- Sequence and Temporal Data
- Speech to Text
- Language Translation

## Classification




“Dog”


## Object Detection




## Segmentation



# Seamless Deployment with Open Source Software




# xfDNN flow



# xfDNN Inference Toolbox

## Graph Compiler




- Python tools to quickly compile networks from common Frameworks – Caffe, MxNet and Tensorflow

## Network Optimization




- Automatic network optimizations for lower latency by fusing layers and buffering on-chip memory

## xfDNN Quantizer



- Quickly reduce precision of trained models for deployment
- Maintains 32bit accuracy at 8 bit within 2%

# xfDNN flow



<https://github.com/Xilinx/ML-Development-Stack-From-Xilinx>

# xfDNN Graph Compiler


Pass in a Network



xfDNN  
Graph Compiler

Microcode for xDNN is Produced

# xfDNN Network Deployment



## Fused Layer Optimizations

- Compiler can merge nodes
  - (Conv or EltWise)+Relu
  - Conv + Batch Norm
- Compiler can split nodes
  - Conv 1x1 stride 2 -> Maxpool+Conv 1x1 Stride 1


## On-Chip buffering reduces latency and increases throughput

- xfDNN analyzes network memory needs and optimizes scheduler
  - For Fused and "One Shot" Deployment


## "One Shot" deploys entire network to FPGA

- Optimized for fast, low latency inference
- Entire network, schedule and weights loaded only once to FPGA

# xfDNN Quantizer: Fast and Easy



- 1) Provide FP32 network and model
  - E.g., prototxt and caffemodel




- 2) Provide a small sample set, no labels required
  - 16 to 512 images



- 3) Specify desired precision
  - Quantizes to <8 bits to match Xilinx's DSP

# Xilinx Pruning Overview

**Deep compression**  
Makes algorithm smaller and lighter



Highlight



Weight number



Bandwidth load



Model size



Performance



Compression efficiency

Deep Compression Tool can achieve significant compression on **CNN** and **RNN**

Accuracy

Algorithm can be **compressed 7 times without losing accuracy** under SSD object detection framework

# Pruning Example - SSD



# Supported DNN (Deep Neural Network) by Applications



Application	NTT Request	Function	Algorithm
Face		Face detection	SSD, Densebox
		Landmark Localization	Coordinates Regression
		Face recognition	ResNet + Triplet / A-softmax Loss
		Face attributes recognition	Classification and regression
Pedestrian	1	Pedestrian Detection (Crowd Volume)	SSD
		Pose Estimation	Coordinates Regression
		Person Re-identification	ResNet + Loss Fusion
Video Analytics	1	Object detection	SSD, RefineDet
		Pedestrian Attributes Recognition	GoogleNet
		Car Attributes Recognition	GoogleNet
	1	Car Logo Detection	DenseBox
	1	Car Logo Recognition	GoogleNet + Loss Fusion
	1	License Plate Detection	Modified DenseBox
	1	License Plate Recognition	GoogleNet + Multi-task Learning
ADAS/AD		Object Detection	SSD, YOLOv2, YOLOv3
		3D Car Detection	F-PointNet, AVOD-FPN
		Lane Detection	VPGNet
		Traffic Sign Detection	Modified SSD
		Semantic Segmentation	FPN
		Drivable Space Detection	MobilenetV2-FPN
		Multi-task (Detection+Segmentation)	DeepPhi



# xDNN Process Engine



# Rapid Feature and Performance Improvement

xDNN-v1  
Q4CY17

- Array of Accumulator
- Int16 (Batch=1) and Int8 (Batch=2) support
- Instructions: Convolution, ReLU, Pool, Elementwise
- Flexible kernel size(square) and strides
- 500 MHz

xDNN-v2  
Q2CY18

- All xDNN-v1 Features
- DDR Caching: Larger Image size
- New Instructions: Depth-wise Convolution, De-convolution, Up-sampling
- Rectangular Kernels
- 500 MHz


xDNN-v3  
Q4CY18

- New Systolic Array Implementation: 2.2x lower latency
- Instruction Level Parallelism – non-blocking data movement
- Batch=1 for Int8 – lower latency
- Feature compatible with xDNN-v2
- 720+ MHz

# XDNN v3 Feature Set

Features		Description	
Supported Operations	Convolution / Deconvolution / Convolution Transpose	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
		Dilation	Factor: 1,2,4
		Activation	ReLU/pReLU
		Bias	Value Per Channel
		Scaling	Scale & Shift Value Per Channel
	Max Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Avg Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Element-wise Add	Width & Height must match; Depth can mismatch.	
	Memory Support	On-Chip Buffering, DDR Caching	
Expanded set of image sizes	Square, Rectangular		
Upsampling	Strides	Factor: 2,4,8,16	
Miscellaneous	Precision	Int16-bit or Int8-bit	

# Xilinx DNN Processor (xDNN)



- > Configurable Overlay Processor
- > DNN Specific Instruction Set
  - >> Convolution, Max Pool etc.
- > Any Network, Any Image Size
- > High Frequency & High Compute Efficiency
- > Compile and run new networks

# ML Suite Overlays with xDNN Processing Engines

## Adaptable


- > AI algorithms are changing rapidly
- > Adjacent acceleration opportunities

## Realtime



- > 10x Low latency than CPU and GPU
- > Data flow processing

## Efficient

- > Performance/watt
- > Low Power




# Flexible: Multi-Network Configuration



1 FPGA Provides 4 Virtual Accelerators  
For Real Time Deep Learning

# Flexible: Bring Your own IP!



Integrate Custom Applications Directly  
with xDNN Processing Engines



 XILINX.

# Alveo – Breathe New Life into Your Data Center



16nm  
UltraScale™ Architecture

**NIMBIX**

Cloud Deployed



## Off-Chip Memory Support

- Max Capacity: 64GB
- Max Bandwidth: 77GB/s



## Internal SRAM

- Max Capacity: 54MB
- Max Bandwidth: 38TB/s



PCIe Gen3x16  
PCIe Gen4x8 w/ CCIX



## HBM2 Memory Support

- Max Capacity: 8GB
- Max Bandwidth: 480GB/s



Cloud ↔ On-Premise Mobility



## Ecosystem of Applications

- Many available today
- More on the way



## Server OEM Support

- Major OEMs in Qualification

SDAccel  
Environment

## Accelerate Any Application

- IDE for compiling, debugging, profiling
- Supports C/C++, RTL, and OpenCL



## U200

**892K**  
LUTs

**35MB**  
Internal SRAM  
Capacity

**31TB/s**  
Internal SRAM  
Bandwidth

**3100img/s**  
CNN Throughput\*

## U250

**1,341K**  
LUTs

**54MB**  
Internal SRAM  
Capacity

**38TB/s**  
Internal SRAM  
Bandwidth

**4100img/s**  
CNN Throughput\*

\*Low-latency GoogLeNet v1

© Copyright 2018 Xilinx



# It's All About the Applications

 <p><b>Database</b></p>	 <b>BLACKLYNX</b> Elasticsearch	 <b>ALGO-LOGIC</b> Low Latency KVS	 <b>bigstream</b> ETL, Streaming, SQL Analytics	 <b>VITESSE DATA</b> Deepgreen DB	 <b>XELERA</b> Spark-MLlib	 <b>Titan</b> Hyperion 10G RegEx
 <p><b>Machine Learning</b></p>	 <b>XILINX</b> ML Suite for Inference	 <b>Mipsology</b> Image Classification	 <b>SumUp</b> Text Analysis			
 <p><b>Video</b></p>	 <b>NGCODEC</b> ABR Transcoding	 <b>skreens</b> Experience Engine	 <b>CTACCEL</b> Image Processing			
 <p><b>Financial</b></p>	 <b>MAXELER Technologies</b> Real-Time Risk Dashboard	 <b>MAXELER Technologies</b> SIMM Calculation				
 <p><b>HPE &amp; Life Sciences</b></p>	 <b>FALCON COMPUTING</b> Accelerated Genomics Pipelines					

Application Ecosystem Continues to Grow

[Alveo Applications Directory](#)

# Solution Stack



Accelerated Solutions

**DEVELOPERS**

**100%**

Growth of Published Applications

**Hundreds**

of Developers Trained


RTL, C, C++, OpenCL



Xilinx ML Suite



Framework, API, Python/Java/C++ Programmability



Solutions  
Xilinx  
ISVs

Developer Package

Platforms



Cloud

FPGA as a Service (FaaS)




On-premise

Platform


# Orchestration (Kubernetes, OpenShift, Etc)

Migrate the components to the right hardware resource and manage the container communication across the cluster.



# ML Suite Performance Roadmap

 **ACAP**  
7x Performance Improvement



CPU: <https://mxnet.incubator.apache.org/faq/perf.html>


Nvidia: <https://images.nvidia.com/content/pdf/inference-technical-overview.pdf>

P4 = int8, v100 = fp16

© Copyright 2018 Xilinx



# xDNN YOLO v2 Performance – Image Size 608x608



# Key Differentiating Value vs. Nvidia



Xilinx Enables . . . .

> Highest Throughput WITH Low Latency (i.e. low batch)

>> AND best Perf / Watt

> Accelerate the Whole Application for Broad Range of Workloads

> Innovate Faster than the Silicon Cycle with Adaptable Hardware




# What About Batching?

## Fundamental to GPU Architecture

(Software Defined Data Flow)

**Batching:** Loading up lots of similar Data Sets

- Keep CUDA cores busy
- Hide some memory latency
- Create better SIMT efficiency



High Throughput OR Low Latency

## Not Required for FPGA / ACAP

(Hardware Defined Data Flow)

Independent of Data Set count



- Custom HW kernels
- Custom Memory Hierarchy
- HW pipeline data flow



High Throughput AND Low Latency


# A Batching Example: Image Classification

GPU





# A Batching Example: Image Classification

GPU



FPGA / ACAP



High Throughput

AND



Low Latency

# Overview of Compressed LSTM

Deep Compression  
(Best paper of ICLR2016)

+

ESE  
(Best paper of FPGA2017)



# LSTM Solution Features


## Features

Innovative full-stack acceleration solution for deep learning in acoustic speech recognition (ESE: best paper of FPGA2017)



- Support both unidirectional and bi-directional LSTM acceleration on FPGA for model inference
- Support CNN layers, Fully-Connected (FC) layers, Batch Normalization layers and varieties of activation functions such as Sigmoid, Tanh and HardTanh
- Support testing for both performance comparison of CPU/FPGA and single sentence recognition
- Supporting user's own test audio recognition (English, 16kHz sample rate, no longer than 3 seconds)

Usage	Hardware PCIE interface, software API
Supported layer	CNN, uni/bi-directional LSTM(P), FC, BN
LSTM layer number	According to the requirements and source
Channel number	According to the requirements and source
Quantization	16bit
Maximum input of LSTM	1024
Maximum size of LSTM	2048
Density of LSTM	Any, typically 10%~20%
Peephole in LSTM	Selectable
Projection in LSTM	Selectable
Activation function	Sigmoid, Tanh, HardTanh

Note! It is available to change the hardware configuration for different requirements such as layer number and model size




# Competitive Performance



	Sogou Case	DeepSpeech2
Model	3-layer LSTM	2-layer CNN + 5-layer bidirectional LSTM
LSTM Density	17.76%	15%
(Bi)LSTM Dimension	Input 153, cell 2048, output 1024	Input 672, cell 800, output 800
CPU Performance	18155.22ms (E5-2690 V4)	118.31ms (E5-2686 V4) [BLSTM Only]
FPGA Implementation	32 channels on ku115 @ 250MHz	1 channel on vcu1525 @ 310MHz (u200@330mhz)
Application	Part of ASR in Sogou	End2End ASR

# Integrated Edge – Cloud Roadmap



Coming to ML Suite at XDF

# Try the Xilinx ML Suite Today

<https://github.com/Xilinx/ml-suite>



[AWS EC2 Marketplace](#)



[Nimbix NX5](#)



# Engage with the Community

The screenshot shows the Xilinx ML Suite community forum interface. At the top, there is a navigation bar with the Xilinx logo and menu items: Applications, Products, Developer Zone, Support, and About. Below the navigation bar, the page title is "Xilinx ML Suite" with a search bar and a "Go To" dropdown. The user profile for "kamrank" is visible, showing 4 notifications and 0 messages. The main content area includes an "Announcements" section with a welcome message, "Most Recent Threads" with a link to community guidelines, and "Support Resources" with links to various guides and webinars. At the bottom, there is a "New Message" button and a "Quick links" section with options like "My Settings" and "Mark all posts in Community as New".




➤ Building the Adaptable,  
Intelligent World



➤ Building the Adaptable,  
Intelligent World

# A Broader View of ML Benchmarking (Int8)


## Throughput vs. GPU Batch



Alveo Delivers Low, Fixed Latency (< 2ms) in ALL Scenarios

# Next Step: Deepphi Pruning Techniques


## Throughput vs. GPU Batch



Deepphi Proprietary Pruning Increases Performance **30% or More**


# Compute Capability

> INT8 is becoming standard for inference devices




# Compute Capability

> Trends are moving toward lower precision, e.g. INT4 is emerging




# Compute Capability

- > **Mixed weight and activation precisions provide additional optimization for inference while keeping high accuracy**




# Compute Capability

- > The future we see: each model will have its own mix of datatype for optimal efficiency and accuracy



# Compute Capability

- > Alveo: Most future proof architecture
- > Scalable performance for any data type




# Break Through on Peak Performance


➤ GPU: Introduce new architectures and silicon

➤ Xilinx: Adapt the break through of emerging domain knowledge

GPU Deep Learning Peak Power Efficiency



FPGA Deep Learning Peak Power Efficiency



# Application Adaptability

Strong Acceleration  
Some Acceleration  
No Acceleration

Machine Learning

Video

Database

HPC & Life Sciences

Financial



More



FPGA



GPU



ASIC

# Infuse Machine Learning with other accelerations

Database



Machine Learning



HPC & Life Sciences



Video




Financial



© Copyright 2018 Xilinx

XILINX

# Custom Deep Learning Pipeline



**Integrate Custom Applications with xDNN. Lower end-to-end latency**

# X + ML Focus Applications Summary

Smart City / Cloud Surveillance  
 • 10x Lower Latency



High Resolution Imaging  
 • 1.6x Faster



Security / Anomaly / Malware  
 • 5x Faster



# ML Suite Solution Stack





**Deep Learning** explores the study of algorithms that can **learn** from and make **predictions** on data



**Deep Learning is Re-Defining many Applications**



Cloud Acceleration



Security



Ecommerce Social



Financial



Surveillance



Industrial IOT




Medical Bioinformatics



Autonomous Vehicles

# Accelerating AI Inference into Your Cloud Applications




© Copyright 2018 Xilinx



# Overlay Architecture Custom Processors Exploiting Xilinx FPGA Flexibility

- Customized overlays with ISA architecture for optimized implementation
- Easy plug and play with Software Stack



## MLP Engine

Scalable sparse and dense implementation



xDNN – CNN Engine for Large 16 nm Xilinx Devices


Deephi DPU – Flexible CNN Engine with Embedded Focus

CHaiDNN – HLS based open source offering





## Deephi ESE

LSTM Speech to Text engine



Random Forest  
Configurable RF classification

# Deep Learning Models



## Multi-Layer Perceptron

- Classification
- Universal Function Approximator
- Autoencoder

## Convolutional Neural Network

- Feature Extraction
- Object Detection
- Image Segmentation

## Recurrent Neural Network

- Sequence and Temporal Data
- Speech to Text
- Language Translation

## Classification




“Dog”


## Object Detection



## Segmentation



# Seamless Deployment with Open Source Software



# xDNN Process Engine



# Rapid Feature and Performance Improvement

xDNN-v1  
Q4CY17

- Array of Accumulator
- Int16 (Batch=1) and Int8 (Batch=2) support
- Instructions: Convolution, ReLU, Pool, Elementwise
- Flexible kernel size(square) and strides
- 500 MHz

xDNN-v2  
Q2CY18

- All xDNN-v1 Features
- DDR Caching: Larger Image size
- New Instructions: Depth-wise Convolution, De-convolution, Up-sampling
- Rectangular Kernels
- 500 MHz


xDNN-v3  
Q4CY18

- New Systolic Array Implementation: 2.2x lower latency
- Instruction Level Parallelism – non-blocking data movement
- Batch=1 for Int8 – lower latency
- Feature compatible with xDNN-v2
- 720+ MHz

# XDNN v3 Feature Set


Features		Description	
Supported Operations	Convolution / Deconvolution / Convolution Transpose	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
		Dilation	Factor: 1,2,4
		Activation	ReLU/pReLU
		Bias	Value Per Channel
		Scaling	Scale & Shift Value Per Channel
	Max Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Avg Pooling	Kernel Sizes	W: 1-15; H:1-15
		Strides	W: 1,2,4,8; H: 1,2,4,8
		Padding	Same, Valid
	Element-wise Add	Width & Height must match; Depth can mismatch.	
	Memory Support	On-Chip Buffering, DDR Caching	
Expanded set of image sizes	Square, Rectangular		
Upsampling	Strides	Factor: 2,4,8,16	
Miscellaneous	Precision	Int16-bit or Int8-bit	

# Xilinx DNN Processor (xDNN)



- > Configurable Overlay Processor
- > DNN Specific Instruction Set
  - >> Convolution, Max Pool etc.
- > Any Network, Any Image Size
- > High Frequency & High Compute Efficiency
- > Compile and run new networks

# xDNN Compiler + Runtime




<https://github.com/Xilinx/ml-suite>

## xDNN v3 Implementation on Alveo U200

- > 3 Large 96x16 PEs– 1 in each SLR – 5.2 ML Shell
- > Kernels @ 720 MHz/360MHz


Resource	Count	Utilization
LUTs	658k	52%
DSPs	5661	80%
BRAM	1258	58%
URAM	864	92%



# xDNN v3 Implementation on Alveo U250

- > 4 Large 96x16 PEs– 1 in each SLR – standard 5.2 Shell
- > Kernels at 700 MHz/350 MHz

Resource	Count	Utilization
LUTs	876k	51%
DSPs	7548	62%
BRAM	1632	61%
URAM	1152	90%



# ML Suite Overlays with xDNN Processing Engines

## Adaptable


- > AI algorithms are changing rapidly
- > Adjacent acceleration opportunities

## Realtime



- > 10x Low latency than CPU and GPU
- > Data flow processing

## Efficient

- > Performance/watt
- > Low Power




# Flexible: Multi-Network Configuration




1 FPGA Provides 4 Virtual Accelerators For Real Time Deep Learning

# Flexible: Bring Your own IP!




Integrate Custom Applications Directly  
with xDNN Processing Engines


# xDNN GoogLeNet v1 Performance – Image Size 224x224



# xDNN YOLO v2 Performance – Image Size 608x608




# xDNN Real Time Performance



# Xilinx Inference Middleware - xfdnn



# Unified Simple User Experience from Cloud to XBB



# Xilinx ML Suite

## > ML Suite

### >> Supported Frameworks:

- Caffe
- MxNet
- Tensorflow
- Python Support
- Darknet

### >> Jupyter Notebooks available:

- Image Classification with Caffe
- Using the xFDNN Compiler w/ a Caffe Model
- Using the xFDNN Quantizer w/ a Caffe Model

### >> Pre-trained Models

- Caffe 8/16-bit
  - GoogLeNet v1
  - ResNet50
  - Flowers102
  - Places365
- Python 8/16-bit
  - Yolov2
- MxNet 8/16-bit
  - GoogLeNet v1


### >> xFDNN Tools

- Compiler
- Quantizer




<https://github.com/Xilinx/ml-suite>

# Seamless Deployment with Open Source Software




# xfDNN flow



# xfDNN Inference Toolbox

## Graph Compiler




- Python tools to quickly compile networks from common Frameworks – Caffe, MxNet and Tensorflow

## Network Optimization




- Automatic network optimizations for lower latency by fusing layers and buffering on-chip memory

## xfDNN Quantizer



- Quickly reduce precision of trained models for deployment
- Maintains 32bit accuracy at 8 bit within 2%

# xfDNN flow



<https://github.com/Xilinx/ML-Development-Stack-From-Xilinx>

# xfDNN Graph Compiler


Pass in a Network



xfDNN  
Graph Compiler

Microcode for xDNN is Produced

# xfDNN Network Deployment



## Fused Layer Optimizations

- Compiler can merge nodes
  - (Conv or EltWise)+Relu
  - Conv + Batch Norm
- Compiler can split nodes
  - Conv 1x1 stride 2 -> Maxpool+Conv 1x1 Stride 1


## On-Chip buffering reduces latency and increases throughput

- xfDNN analyzes network memory needs and optimizes scheduler
  - For Fused and “One Shot” Deployment


## “One Shot” deploys entire network to FPGA

- Optimized for fast, low latency inference
- Entire network, schedule and weights loaded only once to FPGA

# xfDNN Quantizer: Fast and Easy



- 1) Provide FP32 network and model
  - E.g., prototxt and caffemodel





- 2) Provide a small sample set, no labels required
  - 16 to 512 images




- 3) Specify desired precision
  - Quantizes to <8 bits to match Xilinx's DSP

# Flexible: Multi-Network Configuration



1 FPGA Provides 4 Virtual Accelerators For Real Time Deep Learning

# Flexible: Bring Your own IP!



Integrate Custom Applications Directly  
with xDNN Processing Engines

**X + ML**

 **XILINX.**

© Copyright 2018 Xilinx

# X + ML Focus Applications Summary

Smart City / Cloud Surveillance  
 • 10x Lower Latency



High Resolution Imaging  
 • 1.6x Faster




Security / Anomaly / Malware  
 • 5x Faster



# ML Suite + Deephi




# Integrated Xilinx-Deepphi Roadmap



Coming to ML Suite at XDF

# Xilinx Pruning Overview

**Deep compression**  
Makes algorithm smaller and lighter



Highlight



Weight number



Bandwidth load



Model size



Performance



Compression efficiency

Deep Compression Tool can achieve significant compression on **CNN** and **RNN**

Accuracy

Algorithm can be **compressed 7 times without losing accuracy** under SSD object detection framework

# Pruning Example - SSD



# Supported DNN (Deep Neural Network) by Applications




Application	NTT Request	Function	Algorithm
Face		Face detection	SSD, Densebox
		Landmark Localization	Coordinates Regression
		Face recognition	ResNet + Triplet / A-softmax Loss
		Face attributes recognition	Classification and regression
Pedestrian	1	Pedestrian Detection (Crowd Volume)	SSD
		Pose Estimation	Coordinates Regression
		Person Re-identification	ResNet + Loss Fusion
Video Analytics	1	Object detection	SSD, RefineDet
		Pedestrian Attributes Recognition	GoogleNet
		Car Attributes Recognition	GoogleNet
	1	Car Logo Detection	DenseBox
	1	Car Logo Recognition	GoogleNet + Loss Fusion
	1	License Plate Detection	Modified DenseBox
	1	License Plate Recognition	GoogleNet + Multi-task Learning
ADAS/AD		Object Detection	SSD, YOLOv2, YOLOv3
		3D Car Detection	F-PointNet, AVOD-FPN
		Lane Detection	VPGNet
		Traffic Sign Detection	Modified SSD
		Semantic Segmentation	FPN
		Drivable Space Detection	MobilenetV2-FPN
		Multi-task (Detection+Segmentation)	Deephi



# ML Suite Performance Roadmap

**ACAP**  
7x Performance Improvement



CPU: <https://mxnet.incubator.apache.org/faq/perf.html>

Nvidia: <https://images.nvidia.com/content/pdf/inference-technical-overview.pdf>

P4 = int8, v100 = fp16

© Copyright 2018 Xilinx

**XILINX**

**Visit [Xilinx.com/ML](https://www.xilinx.com/ML) for more information**

<https://www.xilinx.com/applications/megatrends/machine-learning.html>



**Adaptable.**  
**Intelligent.**

 XILINX.

© Copyright 2018 Xilinx