


Xilinx Machine Learning Strategies with Deephi

Alvin Clark, Sr. FAE, Northwest

GET READY GET SET GO ADAPT



The Hottest Research: Al / Machine Learning



copyright sources: Gospel Coalition






AI/ML Monetization Is Here and Growing















Challenges in Monetizing AI/ML



1080p Object Detection (SSD) @ 30 FPS

< 10W, < 50 ms latency, <\$50








Who is Xilinx? Why Should I Care for ML?

Only HW/SW configurable device for fast changing networks











Future proof to lower precisions



4 Low latency end-to-end




5 Scalable device family for different applications



Integrated Xilinx-Deephi Roadmap

Xilinx AI Development



Deephi as key part of Embedded Vision Development

Frameworks & Libraries






Xilinx Announces the Acquisition of DeePhi Tech

Deal to Accelerate Data Center and Intelligent Edge Applications

BEJJING and SAN JOSE, Calif., July 17, 2018 – Xilinx, Inc. (NASDAQ: XLNX), the leader in adaptive and intelligent computing, announced today that it has acquired DeePhi Tech, a Beijing-based privately held start-up with industry-leading capabilities in machine learning, specializing in deep compression, pruning, and system-level optimization for neural networks.

Development tools

















GET READY GET SET GO ADAPT



Long History, Close Collaboration, and Better Future

Collaboration with Xilinx University Program

Deep learning acceleration
Time series analysis
Stereo vision

.



Development of products on Xilinx FPGA platform since inception of DeePhi

Face recognition

Video analysis

Speech recognition acceleration



Co-Marketing and Co-Sales with Xilinx Team

Data Center
Automotive
Video surveillance

.









Now Part of Xilinx



Provide DPU IP + software tools
Al performance level up significantly



Xilinx owns massive industry customers
Provide wide range of applications







Pioneer in sparse-neural-network-based AI computing, explorer from theory to commercialization





First Paper in the World on Compressed and Sparse Neural Networks

"Learning both Weights and Connections for Efficient Neural Networks", NIPS 2015

"Deep Compression", ICLR 2016 Best Paper

NIPS 2015: Top conference in neural information processing FPGA 2016 & 2017: Top academic conference in FPGA

ICLR 2016: Top academic conference in machine learning

ISCA 2016: Top academic conference in computer architecture

Hot Chips 2016 : Top academic conference in semiconductor

First prize of tech innovation China Computer Federation

Registering more than 100 invention patents both in China and US

First Paper in the World on Sparse Neural Network Accelerator

"EIE: Efficient Inference Engine on Compressed Deep Neural Network", ISCA 2016

First Practical Case Using Sparse Neural Network Processor
Collaboration with Sogou Inc, partly revealed in:


"ESE: Efficient Speech Recognition Engine with Compressed LSTM on FPGA",

FPGA 2017 Best Paper







Leading Solution for Deep Learning Acceleration



Core advantage | Deep compression algorithm

Deep compression Makes algorithm smaller and lighter









Pruning Results

Classification Networks	Baseline	Pruning Result 1			Pruning Result 2		
Classification Networks	Top-5	Top-5	∆Тор5	ratio	Top-5	∆Тор5	ratio
Resnet50 [7.7G]	91.65%	91.23%	-0.42%	40%	90.79%	-0.86%	32%
Inception_v1 [3.2G]	89.60%	89.02%	-0.58%	80%	88.58%	-1.02%	72%
Inception_v2 [4.0G]	91.07%	90.37%	-0.70%	60%	90.07%	-1.00%	55%
SqueezeNet [778M]	83.19%	82.46%	-0.73%	89%	81.57%	-1.62%	75%

Detection Networks	Baseline mAP	Pruning Result 1			Pruning Result 2		
Detection Networks		mAP	ΔmAP	ratio	mAP	ΔmAP	ratio
DetectNet [17.5G]	44.46	45.7	+1.24	63%	45.12	+0.66	50%
SSD+VGG [117G]	61.5	62.0	+0.5	16%	60.4	-1.1	10%
[A] SSD+VGG [173G]	57.1	58.7	+1.6	40%	56.6	-0.5	12%
[B] Yolov2 [198G]	80.4	81.9	+1.5	28%	79.2	-1.2	7%


	Segmentation Networks	Baseline	Pruning Result 1			Pruning Result 2		
		mloU	mloU	ΔmloU	ratio	mloU	ΔmloU	ratio
	FPN [163G]	65.69%	65.21%	-0.48%	80%	64.07%	-1.62%	60%





Pruning Speedup Example – SSD

Pruning Speedup on Hardware (2xDPU-4096@Zu9) SSD+VGG 4 classes detection @Deephi surveillance data








Pruning Speedup Example – Yolo_v2

Pruning Speed up on Hardware (2xDPU@Zu9) YoloV2 single class detection @ Customer's data







Compression perspective

Research

- Some simple hybrid low-bit experiments [Compared to 8bit results, without finetune]
 - >> 20% model size reduce, <1% accuracy drop
 - >> 10% model size reduce, <1% accuracy drop (hardware-friendly low-bit patterns)
- > 7nm FPGA with math engine

> Low-bit and hybrid low-bit quantization


- >> Some fp32/fp16 resources -> Relax some restrictions for quantization -> Better performance
 - >> For low-bit quantization, non-uniform quantization with lookup tables is possible
 - >> Some layers can run without quantization
- > AutoML for quantization
 - >> Automated quantization for hybrid low-bit quantization

Pruning

Quantization

- > AutoML for pruning
 - >> Automated pruning by reinforcement learning

Tools



- > Fully tested tools, ease of use
- > Improved speed for pruning tool, supporting cluster





Pytorch






Core advantage | Instruction set and DPU architecture


DPU Aristotle CNN accelerator

Very high hardware utilization

DPU/FPGA v.s. Sophon BM1680 (ASIC-Bitmain)

Under the same computing power performance, DeePhi's FPGA lead Sophon significantly both in power consumption and hardware utilization





Source: https://sophon.ai/product/sc1.html

Note: *For ResNet-50, Sophon is 112GOPS with 2TOPS at peak, utilization is 5.5%. Aristotle is 117GOPS with 230GOPS at peak, utilization is 51%






Current Ceiling of CNN Architecture

Neural network accelerator comparison

Click and drag to zoom in. Hold down shift key to pan.



Source:http://nics-efc.org/projects/neural-network-accelerator/

INT8 improvements are slowing down and approaching the ceiling.





- **▶** Sparsity
- > Low Precision






Sparsity architecture exploration









Partners



On clouds, aiming at customers all over the world



Already officially launched in AWS Marketplace and HUAWEI cloud

(http://www.deephi.com/ddese.html)



Now transplanting to Alibaba cloud

Features


Low storage	Model compressed more than 10X with negligible loss of accuracy
Low latency	More than 2X speedup compared to GPU (P4)
Programmable	Reconfigurable for different requirements






Challenges of Sparse NN Accelerator

- ➤ The conflicts of the irregular pattern of mem access and the regular pattern of calculating
- Difficult to take account of the sparsity of both activation and weights at the same time.
- Additional on-chip memory requirements for indexes



Cambricon-X, MICRO, 2016



SCNN, ISCA, 2017

EIE, FPGA,2017


Cnvlutin, ISCA, 2016


Typical Work of Sparse NN Accelerators






Potentials of low precision





Low Precision Becomes Popular



Model Size(ResNet-50)					
Precision Size(MB)					
1b	3.2				
8b	25.5				
32b	102.5				


- Scales performance
- > Reduces hardware resources
- ➤ Less bandwidth/on-chip memory requirement
- Regular memory access pattern and calculating pattern

FPGA benefits a lot from low-precision.







Architecture perspective: Mixed Low-Precision




Fixed low-precision quantization already showed competitive results.

Next generation: **Variable** precision of activation/weights among layers







*accuracy drop less than 1%

0	3	4	5	6	7	8		
	3				•	٥		
	_	4	6	0	0	3		
0	0	0	2	5	10	5		
2	3	4	5	6	7	8		
0	0	3	22	17	10	2		
0	0	0	16	41	13	3		
2	3	4	5	6	7	8		
0	0	0	15	84	38	13		
0	0	0	0	6	84	99		
	2 0 0	2 3 0 0 0 0 2 3 0 0	2 3 4 0 0 3 0 0 0 2 3 4 0 0 0	2 3 4 5 0 0 3 22 0 0 0 16 2 3 4 5 0 0 0 15	2 3 4 5 6 0 0 3 22 17 0 0 0 16 41 2 3 4 5 6 0 0 0 15 84	2 3 4 5 6 7 0 0 3 22 17 10 0 0 0 16 41 13 2 3 4 5 6 7 0 0 0 15 84 38		

Preliminary experiments on popular networks. (vgg-16,resNet-50,inception-v4)





Architecture perspective: Mixed Low-Precision CNN

> Mixed Precision Support


>> INT8/6/5/4/3/2

> Flexible Between Throughput and Latency

Switch between Throughput-Opt-Mode and Latency-Opt-Mode without RTL change

> Enhanced Dataflow Techniques

- Make the balance among different layers. Do NOT require the model can be fully placed on chip, but load the data at the right time.
- Physical-aware data flow design to meet higher frequency.
- Supports high-resolution images at high utilization.







Software perspective

Application

- > Continuous supporting customers for products and solutions
 - Improving surveillance products and providing more ADAS/AD demonstration to customers
- > System-level optimization for applications
 - Accelerating time-consuming operations by FPGA and optimizing memory access


SDK

- > Providing complete SDK for surveillance customers
 - >> Such as face and vehicle related SDK
- Constructing ADAS/AD libraries for internal developers and customers
 - >> Such as vehicle detection, segmentation etc.

Embedded

- > Providing system for evaluation and product boards
 - >> From ZU2 to ZU11
- > Developing more IO drivers
 - >> Such as USB 3.0, MIPI etc.
- > Researching other system related with our products

Software team will provide full stack solutions for Al applications








DNNDK perspective





Solid Toolchain Stack for XILINX ACAP

- Most efficiency solution for ML on XILINX next generation computing platform
- Most easy-to-use & productive toolchain for ML algorithms deployment







System perspective: schedule ADAS tasks in single FPGA

> Multi-task Models


- >> Training:
 - Knowledge sharing
 - Reduce computation cost
- >> Pruning:
 - Balance different objective functions


> Sensor Fusion

>> Sensor alignment & Data Fusion

> Task scheduling

- Resource constrained scheduling: Serialization & Parallelization
- Task scheduling and memory management framework with low context-switching cost
- Support new operations with runtime variable parameter by software and hardware co-design










System perspective: Video Surveillance in single FPGA

> Platform : ZU4EV


> DPU : B2304_EU

ML+X

> Peak perf.: 921Gops (400Mhz)









HUB

Provide efficient, convenient & economic DL platform


Application Scene Security Assistant Data **New Retail** Center Driving Industry Industry Industry application application application platform platform platform Core Technology Deep Compression and DNNDK **DPU Instruction Set** Aristotle/Descartes DPU FPGA Board Speech recognition Face detection / recognition module Face analytics card Video analytics card





acceleration card

Our Solution is now on AWS and Huawei Cloud!



https://aws.amazon.com/marketplace/pp/B079N2J42R?from=timeline&isappinstalled=0

https://market.huaweicloud.com/product/00301-110982-0--0





Architecture perspective: Mixed Low-Precision CNN

> Mixed Precision Support

>> INT8/6/5/4/3/2

> Flexible Between Throughput and Latency

Switch between Throughput-Opt-Mode and Latency-Opt-Mode without RTL change

> Enhanced Dataflow Techniques

- Make the balance among different layers. Do NOT require the model can be fully placed on chip, but load the data at the right time.
- Physical-aware data flow design to meet higher frequency.
- >> Supports high-resolution images at high utilization.

> Performance Target (googlenet_v1)

- >> 3103 FPS (INT8)
- >> 5320 FPS (INT8/4/2 mixed)
- >> 12412 FPS (INT2 only)

> Release Plan

>> First version: 2019Q1



