

Versal[™] Premium Series with AI Engines

Built for Extreme Signal Processing

OVERVIEW

The Versal Premium series delivers industry-leading adaptive signal processing capacity by integrating AI Engines.

While providing 4X signal processing capacity¹ compared to previous generation FPGAs, the Versal Premium series also includes highly scalable serial bandwidth, power-optimized networking IP cores, and massive on-chip memory to eliminate data movement bottlenecks.

As a heterogeneous compute platform, Versal Premium series enable a significantly reduced size, weight, and power (SWaP) advantage for a wide range of signal processing intensive applications in aerospace & defense and test & measurement markets.

HIGHLIGHTS

Architectural Innovation for Industry-Leading Adaptive Compute Performance


- > 4X signal processing capacity vs. previous generation FPGAs
- Customizable memory hierarchies and locality to maximize bandwidth and minimize latency per workload
- > Re-architected programmable logic at 2X density vs. previous gen FPGAs

Eliminating I/O Bottlenecks to Support Higher Density Antennas and Devices Under Test (DUTs)

- > Offers scalable serial bandwidth in a smaller area with power efficiency
- > Provides secure, multi-terabit networking via integrated connectivity IP
- > Enables high-density antenna and DUT designs with a breadth of protocols

Reduced Size, Weight, and Power (SWaP) through Heterogeneous, Power-Optimized Integration

- > 4X more processing in a 67% smaller footprint at 43% lower power
- > Eliminates additional processor ICs for smaller, lower power designs
- > Simplifies system-level development and debug



TARGET APPLICATIONS

RADAR

- > Digital Array Radar (DAR)
- > Adaptive Beamforming
- > Space Time Adaptive Processing (STAP)
- > Synthetic Aperture Radar (SAR)

SIGNALS INTELLIGENCE

- > RF Machine Learning
- > Digital RF Memory (DRFM)
- > Direction Finding
- > Digital Receiver / Exciter (DREX)

WIRELESS TESTERS

- > 5G Protocol Tester
- > 5G Production Tester
- > WLAN Device Tester
- > Wireless Network Tester

SEMICONDUCTOR AUTOMATED TEST EQUIPMENT (ATE)

- > RF Transceiver
- > Analog/Mixed signal
- > Radar/Camera Sensor
- > SoC

1: Total equivalent DSP Engine capacity vs. Virtex UltraScale+™ VU13P FPGA

FEATURES

TAKE THE NEXT STEP

For more information about the Versal Premium series, visit https://www.xilinx.com/versal-premium.

DISCLAIMERS

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

COPYRIGHT NOTICE

© 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCIe, and PCI Express are trademarks of PCI-SIG and used under license. PID# 231846771-H