

# Versal<sup>™</sup> Prime Series

# Optimized for Connectivity, Inline Acceleration, and Diverse Workloads

#### **OVERVIEW**

The Versal Prime series is the foundational Versal adaptive SoC series, offering a diverse selection of devices with broad applicability across multiple markets. The Prime series is a highly integrated, multicore, heterogeneous compute platform that delivers breakthrough performance for a wide range of applications, including data center networking, storage, and wired communications, by enabling low-latency inline acceleration in devices optimized for connectivity.

Versal Prime devices feature an extensive software programmable silicon infrastructure of optimized IP cores, including a programmable network on chip (NoC), memory controllers, PCle® and CCIX controllers, and 100G multirate Ethernet cores. This integrated infrastructure significantly reduces the need for soft IP implementations in the Adaptable Engines, resulting in smaller designs and faster place-and-route, simplifying development and increasing productivity.

With the Vivado™ Design Suite, the Vitis™ unified software development platform, IP, and libraries, any developer designing systems with the Versal Prime series has a comprehensive set of development tools they can leverage to customize their adaptive computing solutions.

#### **HIGHLIGHTS**

# Hardened Infrastructure for Performance and Increased Design Productivity


- > Multi-terabit programmable NoC connecting the heterogeneous compute engines and the integrated IP cores
- > Simplified kernel and IP replacement in Adaptable Engines
- Shell architecture available at boot for dedicated connectivity and increased system-level performance

# Optimized for Inline Acceleration

- > Adaptable Engines for custom computational blocks with hardware-level performance
- > Enhanced DSP Engines with support for new operations and data types
- Scalar Engines for complex OS-supported applications and real-time, low-latency applications
- > Dynamic Function eXchange (DFX) for dynamic workload provisioning

## Next-Generation I/O and Connectivity IP

- > 32G NRZ and 58G PAM4 transceivers for high bandwidth network connectivity
- > 100G multirate Ethernet cores supporting various Ethernet configurations
- > Integrated PCIe Gen4 and Gen5 for maximum CPU-to-accelerator bandwidth
- > High-performance GPIO for versatile connectivity



#### TARGET APPLICATIONS

#### **Data Center**

- > Storage Acceleration
- > Network Acceleration

#### **Wired Communications**

- > xHaul Gateway
- > Passive Optical Networks
- > Optical Transport Networks

#### **Aerospace**

> Avionics Control

#### **Test and Measurement**

> Communication Tester

## Broadcast and Pro A/V

> Broadcast Switches

## **Healthcare and Medical**

Medical Imaging

#### **FEATURES**

FEATURES OVERVIEW	
Scalar Engines	<ul> <li>Complex algorithm processing and decision-making tasks</li> <li>Dual-core Arm® Cortex®-A72 application processing unit</li> <li>Dual-core Arm Cortex-R5F real-time processing unit</li> </ul>
Platform Management Controller	<ul> <li>Boot &amp; configuration and advanced power &amp; thermal management</li> <li>Security, safety, and reliability enclave</li> <li>Integrated platform interfaces &amp; high-speed debug</li> </ul>
Adaptable Engines	<ul> <li>Re-architected for higher compute capacity and less global routing</li> <li>High bandwidth, low latency data movement between engines and I/O</li> <li>Dynamic Function eXchange (DFX) for dynamic workload provisioning</li> </ul>
Intelligent Engines	<ul> <li>Enhanced DSP Engines (DSP58) with support for new operations and data types including single and half-precision floating point</li> <li>Backwards compatibility to UltraScale+™ DSP48s</li> </ul>
Programmable Network on Chip	<ul> <li>High bandwidth programmable multi-terabit NoC</li> <li>Streamlined programming experience with tools to manage quality of service</li> <li>Simplifies kernel and IP placement in Adaptable Engines and reduces soft logic needed for connectivity</li> </ul>
Shell Architecture	<ul> <li>Prebuilt software programmable silicon infrastructure and system connectivity</li> <li>Turn-key, pre-engineered performance while simplifying timing closure and reducing device congestion</li> </ul>
32G NRZ & 58G PAM4 Transceivers	<ul> <li>Rearchitected low latency 32G NRZ GTY and GTYP transceivers</li> <li>58G PAM4 GTM transceivers for maximum network connectivity</li> </ul>
Integrated blocks for PCIe Gen4 and Gen5 with DMA and CCIX	<ul> <li>High bandwidth CPU-to-accelerator connectivity for next-generation systems</li> <li>Hardened, queue-based DMA engines for data center applications</li> <li>Symmetric/asymmetric access to memory with cache coherent interconnect for accelerators</li> </ul>
Integrated 100G Multirate Ethernet Cores	<ul> <li>Scalable Ethernet IP to maximize throughput while maintaining flexibility</li> <li>Multirate: 1x100GE, 2x50GE, 1x40GE, 4x25GE, and 4x10GE</li> <li>Optional built-in RS-FEC / Firecode FEC and IEEE 1588 hardware timestamping</li> </ul>
Integrated DDR Memory Controller	<ul> <li>High bandwidth DDR4 and LPDDR4 support</li> <li>Optimized for both linear and random traffic</li> </ul>

# TAKE THE NEXT STEP

For more information about the AMD Versal Prime series, visit https://www.xilinx.com/versal-prime.

#### **DISCLAIMERS**

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

#### **COPYRIGHT NOTICE**

© 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCIe, and PCI Express are trademarks of PCI-SIG and used under license. PID# 231846771-F