

Functional Safety Solution Brief

INTRODUCTION

AMD's comprehensive functional safety design flow simplifies and accelerates safety certifications supporting IEC 61508, ISO 13849 and ISO 26262. Together with unique architecture of adaptive SoC, functionally safe implementations at the smallest size are possible.

Artificial Intelligence (AI) requires compliance to Safety standards to guarantee predictable behavior for autonomous decision-making. AMD's SoCs have a rich history supporting the markets Industrial Automation, Automotive, Medical, Aerospace and Defense with safe products. Advantages are:

- > High performance computing with acceleration in programmable logic
- > On-chip heterogenous hardware redundancy with Arm Cortex A9/A53, Cortex R5 and MicroBlaze RISC softcore processors
- > OTA Silicon - Updates are possible throughout the entire lifecycle
- > Integration of complex and complete systems into a single device
- > Long-term availability and extended temperature support

Adaptive SoCs, designed with safety in mind, are developed to meet established standards for safety and reliability requirements. AMD co-operates with leading test institutes to assess adaptive FPGAs and SoCs, design flows and tool architectures. Certificates are available for all parts of applicable design flows. AMD supports:

- > Certifiable design flow to detect and avoid systematic failures
- > Monitoring of the system at runtime to detect random failures
- > Monitoring of the system at runtime to detect common cause failures
- > Action on detected failures and transition into a safe state

AMD
ZYNQ

PROVEN
TECHNOLOGY

AMD
Vivado

CERTIFIED
DESIGN FLOW

COMPLETE SET
OF IP AND TOOLS

AMD Complete Functional Safety Design Concept

INDUSTRIAL AND HEALTHCARE IOT SOLUTIONS STACK



APPLICATION



EDGE AI




EMBEDDED SW
FOR MIXED CRITICALITY



ANY-TO ANY CONNECTIVITY
SMARTER CONTROL
EMBEDDED VISION



FUNCTIONAL SAFETY
& CYBERSECURITY



SILICON ARCHITECTURE

SAFETY STANDARDS

Leading test institutes assessed and certified Design Tools for following standards:

- > Vivado™ Design Suite for all releases from 2015.2 to 2021.2 by TÜV Süd
 - > IEC 61508-3:2010
 - > ISO 26262-8:2011
- > Tool Chain of Vitis Core Development Kit for releases from 2019.2 to 2021.2 by TÜV Süd
 - > IEC 61508-3:2010
 - > ISO 26262-8:2011
- > ISE for release 14.7 by TÜV Süd IEC 61508-3:2010
 - > ISO 26262-8:2011
- > MicroBlaze Compiler (GNU Compiler) for all releases from 2015.2 to 2021.2 by SGS TÜV Saar
 - > IEC 61508:2010 up to SIL 4 class, T3 tool
 - > ISO 26262:2011 up to ASIL D, TCL1
- > Zynq UltraScale+ MPSoC for Device Architecture and Safety Manual by Exida
 - > IEC 61508:2010 part 1, 2 and 3 up to SIL 3 with HFT=1
 - > ISO 26262:2011 parts 2,4,5,6,7,8,9 and 10 up to ASIL C

AMD SAFETY DESIGN SOLUTION

AMD's comprehensive functional safety design flow solution for FPGA and Adaptive SoCs includes:

- > Certificates and related reports for development and validation tool flows and methods
- > Safety Manuals
- > Software Safety User Guides (only for SoCs)
- > ISO 13849 Technical Report for designs up to PLe and CAT 4 from TÜV Süd
- > Reliability Reports and FIT rate calculator
- > Triple Modular Redundancy and two core Lockstep with MicroBlaze Softcore RISC Processor
- > Functional blocks to detect and correct errors in netlist (Single Event Upsets) and identification of "essential bits" in a device configuration Software test libraries (STLs) for Zynq Ultrascale+ MPSoC
- > Web-based FMEDA tool and FMEDA calculation examples
- > Application Notes and scripts to calculate base failure rates
- > Built-in system monitors in AMD FPGAs and adaptive SoCs devices
- > Application Notes for Isolation Design Flow for the separation of safe and non-safe functions



AMD's certified tool flows and devices

ANNUAL FUNCTIONAL SAFETY WORKING GROUP


Meet AMD's safety architects and systems engineers at our annual Functional Safety Working Group meetings. Dates and places of the events are announced on the website for AMD Functional Safety (<https://www.xilinx.com/products/technology/functional-safety.html>, click on tab "Functional Safety Working Group" for event details).

INNOVATIVE DEVICE ARCHITECTURE FOR FUNCTIONAL SAFETY


Zynq™ UltraScale+ MPSoC is designed to be Functional Safety certifiable. That results in a versatile System-on-Chip which fits ideally in modern Safety Concepts.

Essential Characteristics

- > Three separated chip domains with independent power supply and clocks to achieve HFT \geq 1
 - > Low Power Domain
 - > Full Power Domain
 - > Programmable Logic Domain
- > Low FIT
 - > Reliable and power-saving 16 nm FinFET technology
- > Protection for safety-critical elements
 - > Triple Modular Redundant Boot, Safety & Error Management processors
 - > Split mode and Lockstep mode for Arm Cortex R5
- > ECC on all critical memories
- > Hardened Memory Protection Units and Periphery Protection Units
- > Configuration and Security Unit with triple modular redundancy
- > System monitors for Common Cause Failure detection:
 - > Voltage - Temperature - Clocks
- > Testable Architecture
 - > Logic BIST - Memory BIST - Error injection - Software Test Libraries



AMD's Zynq UltraScale+ MPSoC Overview



On-chip heterogenous hardware redundancy with Zynq UltraScale+ MPSoC

FUNCTIONAL SAFETY PACKAGE

The Functional Safety Package gives you access to the entire Safety documentation and all tools. A web-based Functional Safety Lounge which is exclusive to subscribers provides access to latest information.

LICENSING AND ORDERING INFORMATION

The Functional Safety Package can be purchased with the order code **EM-DI-SAFETY-SITE**. That gives full access to the functional safety solutions as well as real time updates for one year.

Extensions of existing licenses are offered at 75% discount with order code **EMR-DI-SAFETY-SITE**.

For more detailed discussions about the Functional Safety design flow solution, please contact your local AMD sales representative.


CONCLUSION

Zynq UltraScale+ MPSoC was designed with safety and security in mind and is the ideal architecture to support industrial IoT platforms and future generations of automotive, aviation, and AI-based systems.

With the innovative Zynq UltraScale+ MPSoC architecture in combination with the recent IEC 61508 safety certification of the supporting Vivado Design Suite by TÜV Süd and the MicroBlaze™ compiler for additional soft processors by SGS-TÜV Saar, Xilinx now provides a complete ecosystem based on robust design flows that includes supporting documentation, assessment reports, and IP to minimize risks for customers.

Developers can retrieve tools and resources to support highly integrated safety-critical systems design by purchasing access to AMD's online Functional Safety Lounge. Privileges include access to the Safety Manual for Zynq UltraScale+ MPSoC, device and architecture updates, tool-flows and documentation including future reports and assessments.

To learn more, visit <https://www.xilinx.com/applications/industrial/functional-safety.html>



AMD's web-based Functional Safety Lounge

DISCLAIMERS

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

COPYRIGHT NOTICE

© Copyright 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCIe, and PCI Express are trademarks of PCI-SIG and used under license. PID1795845

