Resource Utilization for HDMI GT Controller v1.0

Vivado Design Suite Release 2021.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Versal ACAP

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_Tx_Protocol
C_Rx_Protocol
C_TX_REFCLK_SEL
C_RX_REFCLK_SEL
C_NIDRU_REFCLK_SEL
C_TX_PLL_SELECTION
C_RX_PLL_SELECTION
C_NIDRU
C_INPUT_PIXELS_PER_CLOCK
C_SIM_LEVEL
C_Txrefclk_Rdy_Invert
C_Use_GT_CH4_HDMI
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvc1902 viva1596 1LP test_1 HDMI HDMI 1 0 2 7 8 true 4 1 false false axi4lite_aclk=100 gt_refclk0_odiv2=297 gt_refclk1_odiv2=297 gt_refclk2_odiv2=156 gt_rxusrclk=149 gt_txusrclk=149 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 tx_axi4s_aclk=149 tx_tmds_clk=297 tx_video_clk=149 5709 6061 4 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_10 None HDMI 3 4 5 8 7 true 2 1 axi4lite_aclk=100 gt_refclk4_odiv2=297 gt_refclk5_odiv2=156 gt_rxusrclk=297 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 5194 5062 4 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_11 None HDMI 1 0 7 8 false 4 1 axi4lite_aclk=100 gt_refclk0_odiv2=297 gt_rxusrclk=149 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 1088 2291 1 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_2 HDMI HDMI 2 1 0 8 7 true 2 1 false false axi4lite_aclk=100 gt_refclk0_odiv2=156 gt_refclk1_odiv2=297 gt_refclk2_odiv2=297 gt_rxusrclk=297 gt_txusrclk=297 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 tx_axi4s_aclk=149 tx_tmds_clk=297 tx_video_clk=149 5354 5641 4 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_3 HDMI HDMI 3 4 5 8 7 true 4 1 false true axi4lite_aclk=100 gt_refclk3_odiv2=297 gt_refclk4_odiv2=297 gt_refclk5_odiv2=156 gt_rxusrclk=149 gt_txusrclk=149 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 tx_axi4s_aclk=149 tx_tmds_clk=297 tx_video_clk=149 5758 6204 4 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_4 HDMI HDMI 1 0 7 8 false 4 1 true true axi4lite_aclk=100 gt_refclk0_odiv2=297 gt_refclk1_odiv2=297 gt_rxusrclk=149 gt_txusrclk=149 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 tx_axi4s_aclk=149 tx_tmds_clk=297 tx_video_clk=149 1302 3012 1 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_5 HDMI None 1 0 7 8 4 1 false false axi4lite_aclk=100 gt_refclk1_odiv2=297 gt_txusrclk=149 sb_aclk=100 tx_axi4s_aclk=149 tx_tmds_clk=297 tx_video_clk=149 1089 2325 1 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_6 HDMI None 2 1 8 7 2 1 false false axi4lite_aclk=100 gt_refclk2_odiv2=297 gt_txusrclk=297 sb_aclk=100 tx_axi4s_aclk=149 tx_tmds_clk=297 tx_video_clk=149 1093 2327 1 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_7 HDMI None 3 4 8 7 2 1 true true axi4lite_aclk=100 gt_refclk3_odiv2=297 gt_txusrclk=297 sb_aclk=100 tx_axi4s_aclk=149 tx_tmds_clk=297 tx_video_clk=149 1142 2468 1 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_8 None HDMI 1 0 2 7 8 true 4 1 axi4lite_aclk=100 gt_refclk0_odiv2=297 gt_refclk2_odiv2=156 gt_rxusrclk=149 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 5548 5482 4 0 0 PRODUCTION 2.01 2021-05-28
xcvc1902 viva1596 1LP test_9 None HDMI 2 1 0 8 7 true 2 1 axi4lite_aclk=100 gt_refclk0_odiv2=156 gt_refclk1_odiv2=297 gt_rxusrclk=297 rx_axi4s_aclk=149 rx_tmds_clk=297 rx_video_clk=149 sb_aclk=100 5194 5062 4 0 0 PRODUCTION 2.01 2021-05-28

COPYRIGHT

Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.