

An FPGA CNN for Intelligent Video/Vision Systems

Roger Fawcett, CEO Omnitek

XDF Frankfurt, 10th December 2018



Copyright © 2018 Omnitek / Image Processing Techniques



Alliance Program (Premier) Accelerator Program



- A world leader in the design of intelligent video and vision systems based on programmable FPGAs and SoCs
 - IP & design services for AI and Video / Vision applications
 - Highly skilled staff with significant DSP expertise
 - Chip sets for ASSP replacement
 - 50 staff
 - 35% annual invoice growth over 4 years, profitable
 - 60%+ orders growth
 - 2 x Queens Awards for Enterprise in 2018 (Innovation & International Trade)





Broad Range of Video Vision Markets Adopting Al







Automotive

ADAS



Projectors Displays



Aerospace Defence

Surgical Robotics Medical Imaging

Smart Boards Interactive Displays



AR / VR **Consumer Electronics**

Broadcast



Professional Video & Audio Equipment



The Omnitek Proposition

We create cost-optimised semiconductor devices for clients in competitive intelligent video/vision markets which enable them to differentiate their products and bring them to market rapidly.

- Differentiated products
- Optimised for cost
- Rapid time to market
- No expertise required



Omnitek IP / Technology: 180 IP Cores

AI

DPU CNN Processor

Video Processing

• OSVP Suite:

Scaler, Deinterlacer, chroma resampler, color processing, noise reduction, deblock

- Warp Processor
- ISP
- 2D Graphics
- HDR Tone Mapping
- MPEG2
- Image Stitch
- SDI Analysis T&M
- 3D Colour Processing

Connectivity

- HDMI 2.0
- V-by-One
- SDI
- SDI Gearbox
- Audio embed / extract
- Def-Stan-0082 VolP
- PCIe DMA
- Javelin H.265 AV over IP

Computer Vision / AI

- 3D Depth Map
- Object Tracking
- VR & AR IP



Omnitek DPU

Deep-Learning Processing Unit

- IP Core and Software Framework (Overlay)
- Software Programmable / Hardware Optimised
- 800 MHz DSP performance
- 90% DSPs used: 2 x INT8 MACs per cycle
- 23.9% LUTs
- 86% Efficiency
- System level integration through video/vision IP & design services





Omnitek DPU Deep-Learning Processing Unit





Designed For Scalability & System-On-Chip Integration



- Highly scalable
- Easy to add other IP





GOPs/W Performance



Google TPU3

Power consumption has been estimated at 200W.

The overall peak performance is 92 TOP/s

Although no figures have been published for the TPU3, the TPU1 paper indicates that CNN1 (a typical CNN) operates at 14.1 TOPs compared to a similar peak performance to the TPU3.

GraphCore IPU

Power has been given at 150W

Overall peak performance has been given as around 100 TOP/s per device.

The only efficiency figure supplied is around 20% when training ResNet. We don't know how this varies across different CNNs or during inference, but will take this as a typical figure. Certainly, it appears that each processing element is required to pause computation while data is being transferred.



Latest Developments

Constantly changing Landscape:

- New Silicon architectures
- New CNN topologies
- New Data types / quantisation
- Integration into complete SoC systems

e.g. Versal

- e.g. MNasNet, Al Upscale
- e.g. DBConv (Omnitek)
- e.g. Smart Camera

Requires continuous innovation and RTL design by Omnitek



Oxford University Research Partnership

- DPhil (PhD) research Scholarship
- Novel mathematical representations
- Optimum AI Architectures for FPGAs



DBConv: Efi	CIENT CONVOLUT	TION OPERATOR
	A PREPRINT	
Marcelo Gennari* Active Vision Lab University of Oxford marcelo@robots.ox.ac.uk	Roger Fawcett Omnitek Omnitek roger.fawcett@omnitek.tv	Victor A. Prisacariu Active Vision Lab University of Oxford victor@robots.ox.ac.uk
	November 12, 2018	
	Paper ID 6189	
Abstract We introduce a variation of the com- orded Dixone (Distribution Shifting Conve- founded Dixone (Distribution Shifting Conve- tore and a statistical statistical statistical statistical statistical statistical statistical statistical statistical statistical statistical statistical statistical statistical stati	tional layer, whi (JSGGM), Th objectives in the memory event work archi- and higher wer mealing wor menory go ady int- itable Quar- wer mealing work menory go ady int- itable Quar- wer mealing in ImageNeet of up to 10 to geer opera- to such such as allowing in Section approaches, wo tasks and allowing in Section approaches, so such as allowing in Section and the Com- section and the com- section and the section	ch we call a Distribution Shifting Convolution is type of layer is designed with two primary mind: (i) it should considerably improve o trichency and paged of a standard convolution it should be a plug and play replacement for- its obtained be a plug and play replacement for- its obtained be a plug and play replacement for- its obtained work the radiotical convolu- tion to the own plet radiotical convolu- to two components. One of them is a tenso attense only, non-trianable, and calculated vit stribution of the floating point (FP) veriphits i stribution of the floating point (FP) veriphits evork. The other component is composed o on shifter tremors, which position the weight of the sorts in the ranges that minimic the distri- trying all pretrained network: one of them shift is per kennel, and the other shifts per channel s can be retrained, allowing the network to b valses and datasets. Contribution therefore is a novel type of con a shaft of the paper is structure d as follow: S &cc tos on the literature review; Section 3 explain works and the idea behind it; Sections 9 con sets. Work W forth has been put into making neural network frainer, 2 Sections 6 and 7 details how in initialized; Sections 6 and 7 details how in the results of our method; and Section 9 con set.

Al Enabled Design: Smart Camera: ZU5



- MIPI Interface
- Camera ISP
- Image Warp and Stitch
- Scaler
- H.265 Streaming over IP

- Count People
- Posture detection
- Gesture recognition
- Object detection













Copyright © 2018 Omnitek / Image Processing Techniques

Al Upscaler: New Architecture For Optimum Performance: Adapted RAISR Algorithm



Original

Bicubic

AI Upscale

- CNN, however with some architectural differences
- New Optimised RTL Design



Wrap-up

Omnitek DPU

- Leading CNN Inferencing on an FPGA
- Performance, Cost and Power advantages for all designs
- Software programmable
- Delivered on a platform that supports
- Continuous Research:
 - Novel AI architectures
 - System Integration

Omnitek

- Differentiated products
- Optimised for cost
- Rapid time to market
- No expertise required

Learn more...

- Visit us here at booth #16
- www.Omnitek.tv





Omnitek

Intelligent Video/Vision Systems



Copyright © 2018 Omnitek / Image Processing Techniques

Can we make a better single slide for the DPU SDK?



Design Creation Via Python in Tensor Flow