

# RF Solutions with Zynq ® UltraScale+™ RFSoC

Presented By

Glenn Steiner Sr. Manager Xilinx



## The First Programmable RFSoC





# Zynq UltraScale+ RFSoC Introduction



Part of a Complete System Based on Production-**Proven MPSoCs** 

Sub-System

PCe® Gen3

Monolithically Integrated



#### Processing System

- Quad-Core A53 (64-bit)
- Dual-Core R5 (32-bit)



#### Hardened Engines

- PCle Gen3
- 100G Cores





Cortex™-A53 Platform Dual-Core Managemer

Programmable Logic

RF-ADC

PCIe® Gen2 GigE 114.7 SPI SDIeMMC DHAH

UltraRAM

SD-FEC

100G Cores

RF-DAC



#### Programmable Logic

- 16nm FinFET
- UltraScale+ FPGA Fabric



#### 33G Transceivers

- 33Gb/s
- 28G Backplane Capable



#### **DSP-Intensive**

- 4.272 DSP slices
- 7,612 GMACs



Analog-to-Digital Converters Up to 4.096 GSPS



Transceivers

Soft Decision Forward **Error Correction** 


LDPC & Turbo Support




Digital-to-Analog Converters

Up to 6.544 GSPS


### Xilinx RF Converters – An Evolution and A Revolution



# Zynq UltraScale + RFSoC Applications




## **Software Defined Radio on a Chip**







## **Enabling 5G Architectures**




Zynq UltraScale+ RFSoC - Advancing 5G Architectures








## Zynq UltraScale+ RFSoC in 5G New Radio





## Zynq UltraScale+ RFSoC in Wireless Backhaul








### **DOCSIS 3.1 Remote PHY Node**


### Distributed Access Architecture



- "Fiber Deep" deployed closer to the home for greater bandwidth & power efficiency
- Remote PHY node moves PHY layer processing closer to the home, increasing network capacity



### **DOCSIS 3.1 Remote PHY Node**





# **Zynq UltraScale+ RFSoC Product Family and Benefits**




## **Zynq UltraScale+ RFSoC Family Overview**

Data Converter Enabled Devices

		Baseband	Wireless Radio		Backhaul, Remote-PHY	Phased Array Radar / Radio
RF Data Converters Soft Decision FEC		ZU21DR	ZU25DR	ZU27DR	ZU28DR	ZU29DR
	12-bit, 4GSPS ADC	_	8	8	8	_
	12-bit, 2GSPS ADC	_	_	_	_	16
	14-bit, 6.4GSPS DAC	_	8	8	8	16
	SD-FEC	8	_	_	8	_
Processing System & Programmable Logic	Application Processor Core	Quad-core ARM Cortex-A53 MPCore up to 1.5GHz				
	Real-Time Processor Core	Dual-core ARM Cortex-R5 MPCore up to 533MHz				
	High Speed Connectivity	DDR4-2600, PCIe Gen3 x16, 100G Ethernet				
	Logic Density (System Logic Cells)	930K	678K	930K	930K	930K
	DSP Slices	4,272	3,145	4,272	4,272	4,272
	33G Transceivers	16	8	16	16	16

## Key Benefits of Integrated RF Data Converters




#### **Fully Programmable Direct RF Sampling Radio Platform**

- RF-signal processing moved to the digital domain for a fully Programmable Solution
- Software Defined Solution for multi-mode and multi-band radios



#### **Reduced System Power**

- Reduces data converter power by using advanced technology and Digitally Assisted Analog
- Elimination of power hungry FPGA-to-Analog interfaces like JESD204



#### **Dramatic System Footprint Reduction**

- Eliminates discrete converters and associated JESD PCB area
- Enables increasing channel counts across a range of new radio applications




#### **Shorter Design Cycle**

- Simplified HW design with fewer RF components and the elimination of JESD Interfaces
- Simpler Data Converter Subsystem configuration from within Xilinx Vivado tools



## Programmable Direct RF Sampling For Radio



#### Moving RF Signal Processing into the Digital Domain

>> Flexible Platform based on Programmable HW and SW addresses a range of radio applications


#### > Remove less flexible RF signal processing components

- >> Analog/RF components have limited flexibility and performance
- > Enable a programmable platform that can be used across radio types
  - >> Multiple radio variants required to address global frequency allocations and different bandwidths
  - Ability to support new and emerging standards such as Carrier Aggregation






## Baseband/IF Sampling & RF Signal Processing









## **Direct RF Sampling & Digital Signal Processing**










Integrated Direct RF Sampling Case Study 8T8R 200MHz Band 42 Radio



4W JESD interface is replaced with a 9W 8T8R RF Sampling Data Converter Subsystem



**EXILINX.** 



**9W** 

Eliminate the power and PCB area of 16 JESD lanes

Eliminate ~ 26W of discrete RF Data Converter Power and PCB area

Integrated ZU+ RFSoC: Total Power = 9W (70% savings) Total Area = 1225 mm2 (42% savings)

Power consumption of Data
Converters implemented on 16nm
FinFET is greatly reduced by
using the latest digitally assisted
analog techniques

35mm x 35mm

**Programmable** 

Logic

Serial

Transceivers

**CPRI** 

10/40/100 GE

8 Rx Channels

## **Advantages of an Integrated SD-FEC**



#### **High Throughput and Compute Bandwidth**

- High performance core with robust LPDC and Turbo engines
- Configurable interface to control throughput per design requirements



#### Flexible Customization and Design Integration

- Dynamically optimize parameters and codes for evolving standards
- Coupled with an HW & SW platform



#### **Reduced System Power**


- Hardened 16nm FinFET silicon vs. soft implementation in FPGA fabric
- Meets thermal requirements for key applications



## Dramatic Power Reduction vs. Soft Core Example of 2x LDPC Cores at 2Gb/s Throughput

#### LDPC FEC Soft Cores

~1M System Logic Cells (425K LUTs)




~6.4W of Dynamic Power

- 307MHz F<sub>MAX</sub>
- 150k LUTs
- 258 BRAM Kbits for storage & buffering

80%
Power
Reduction

Integrated SD-FEC (ZU21DR RFSoC)



~1.2W of Dynamic Power

- 614MHz F<sub>MAX</sub>
- No additional resources required
- More flexibility & functionality available vs. soft core





# Zynq® UltraScale+™ RFSoC RF ADC & RF DAC Overview



**RF ADC Block 2GS/s Configuration** 


(ZU29DR Only) IP Core VCM23 **DDC** VIN<sub>3</sub> P ADC 3 \$100Ω BUF m03\_axis (Real or I/Q) 2GS/s 12-bits VIN3 N m02\_axis (Real or I/Q) VIN2 P ADC 2 BUF \( \frac{1}{2} 100Ω 2GS/s 12-bits VIN2\_N NCO (V) **ADC REXT** Sampling Clock Control ADC CLK P **AXI Stream Data Buses** ₩ **AXI** Lite (245MHz – 4GHz) & Up to 8 x 16-bit words (PS Control) ADC CLK N **Status**  $100\Omega$ SYSREF P SYSREF N VIN1 P \$100Ω ADC<sub>1</sub> m01\_axis (Real or I/Q) BUF 2GS/s 12-bits VIN1 N m00\_axis (Real or I/Q) VIN0 P ADC 0 BUF \$ 100Ω NCO (V) 2GS/s 12-bits VINO N VCM01






>> 24

## **RF ADC Block 4GS/s Configuration** (ZU25DR, ZU27DR, & ZU28DR Only)





## **RF DAC Block Diagram** (ZU25DR, ZU27DR, ZU28DR, & ZU29DR)





# Zynq UltraScale+ RFSoC Product Solutions



## **Zynq UltraScale+ RFSoC Kits**

#### > Zynq UltraScale+ RFSoC ZCU111 Evaluation Kit

- >> XCZU28DR-2FFVG1517E RFSoC
  - 8x 4GSPS 12-bit ADCs
  - 8x 6.5GSPS 14-bit DAC
  - 8 soft-decision forward error correction (SD-FECs)
- >> FMC+:12 x 32.75 Gb/s GTY transceivers and 34 user defined differential I/O signals
- >> XM500 RFMC balun transformer card w 4 DACs/ 4 ADCs to baluns 4 DACs/ 4 ADCs to SMAs
- >> Price: \$8,995
- >> Part Number: EK-U1-ZCU111-G

#### > Zynq UltraScale+ RFSoC ZCU1275 Characterization Kit

- >> XCZU29DR RFSoC
  - 16x 2GSPS 12-bit ADCs
  - 16x 6.5GSPS 14-bit DAC
- >> Balun Board, Bullseye Cables, Filters
- >> Price: \$14,995
- >> Part Number: CK-U1-ZCU1275-G










## RF DC Evaluation Tool Highlights (ZCU111)

- > LabVIEW based evaluation GUI running on PC
  - Ethernet Interface to board
- > Loopback (DAC to ADC) for multiple channels evaluation

 Key parameters measurement (i.e. NSD, SFDR, THD, Harmonics, Spurious Performance)

- 2 tones test (i.e. IM3)
- > DAC / ADC standalone evaluation
  - DAC analysis => generate test vectors
  - ADC analysis => FFT spectrum analysis for various input test signals with signal generator
- > Advance Features
  - Nyquist zone, DDC/DUC, Mixer, NCO, Looping feature
  - File input / export for customized test vectors / modulation



**E** XILINX



## **RF Analyzer Debug Tool Highlights**

#### > Act as a debug tool

- Support the ZU+ RFSoC configuration
- Cross-check features and functionalities
- Ease of use no FPGA experience required
- Not require any additional external resources (i.e. DDR)

#### > Compatible with any platforms

ZU+ RFSoC performance can be evaluated in any customers' boards

#### > JTAG based communication interface

- JTAG USB cables connected between debug tool & customers' platforms
- All communications via JTAG:

CTRL: JTAG-to-UART

DATA: JTAG-to-AXI

#### > Features

Simplified version of RF DC Evaluation Tool





## **ZCU111 Power Measurement & Power Advantage Tool**

> Tool Measures & Displays All Rails, SysMon Voltages & Temperature

78.0

103.5

106.5

427.5

50.0

- >> Including ZU+ RFSoC Converter Power
- > Text, Plots, & Data Logging Included
- Currently supported on ZCU102, ZCU106 and NOW ZCU111
- > Works with Customer Designs Without Impact

DAC AVIT

ADC AVCC

DAC AVCC

DAC AVCCAUX

ADC AVCCAUX

- Less temperature unless R5 code included
- > Separate GUI Enables More to Be Seen


1.248

1.796

0.927

1.817

0.926





46.3

### **Documentation**

#### > PG269 – RF-ADC/DAC Product Guide


- driver/API Appendix C
- >> HTML driver docs in XSDK build (system.mss file Documentation link, GitHub)
- >> Xilinx linux/baremetal wikis

#### > PG256 – SD-FEC Product Guide

- bare-metal driver/API Appendix C
- Linux driver/API from source files via Doxygen
- >> HTML driver docs in XSDK build (system.mss file Documentation link, GitHub)
- >> Xilinx linux wiki

#### Also very helpful to new ZU+ users:

- >> UG1209 ZU+ MPSoC Embedded Design Tutorial
- >> UG1228 ZU+ Embedded Design Methodology Guide
- >> UG1087 ZU+ MPSoC Register Reference Guide








## Zynq® UltraScale+™ RFSoC Hardware & Software Design Flow

## Zynq UltraScale+ RFSoC Design Flow Overview








## **Super Sample Rate Support & IP**

- > Super Sample Rate Processing multiple samples per clock
  - >> Data into FPGA @ much higher sample rate than the FPGA clock
    - Sample rate into FPGA greater than PL clock rate
  - >> Need to parallelize the input and process multiple samples per FPGA clock cycle
  - >> Requested by A&D customers where RF-ADC/DACs do not meet there DUC/DDCs needs
- > SysGen has developed an SSR programmatical library of 26 SSR IP blocks
  - >> Including FIR, Complex Mult, Mult, DDS and others (2018.3)
  - SysGen provides additional Super Rate Support








## **RF-ADC/DAC Implementation Steps**

- Add an RF-ADC/DAC instance using IPI
  - Single instance
- 2. Use GUI to configure and customize the IP
  - Right click IP to generate example design and testbench, plus DAC HW stimulus generator and ADC HW sink
  - Use BSPs for HW examples per board
- 3. Connect the RF-ADC/DAC instance to the PS, additional logic, RTL, outside world...
- 4. Implement (Synthesis, PnR...)
- 5. Generate the bitstream, export the HDF
- 6. Implement your Software Project
  - XSDK, Petalinux, 3rd party...



Search: Q
F Video PHY Controller









### **SD-FEC Implementation Steps**

- Add SD-FEC instance using IPI
  - SD-FEC requires a license but it's free xilinx.com/products/intellectual-property/sd-fec.html
  - Place SD-FEC IP instances (see PG256 for placement constraints)
- 2. Use GUI to configure and customize the IP
  - Includes Optional Example Designs
    - 1) Testbench simulation
    - 2) PS-based example design
- 3. Connect SD-FEC instances to the PS, additional logic IP, RTL, outside world...
- 4. Implement (Synthesis, PnR...)
- 5. Generate the bitstream, export the HDF
- **6.** Implement your Software Project
  - XSDK, Petalinux, 3rd party...











### **Drivers & Software**



#### **Zynq UltraScale+ RFSoC Device**

- The Processing System is identical to a ZU+ MPSoC, except:
  - » No GPU.
  - >> Quad Cortex-A53 APU only (no dual)
  - >> All other PS blocks remain the same
- > A portion of the PL of a ZU+ MPSoC device has been replaced with the SD-FEC, RF-ADC/DAC blocks
- > No change to peripheral interfaces or drivers (I2C, QSPI...)





Software users coming from a ZU+ design already know how to use the RFSoC PS





### **Zynq UltraScale+ RFSoC Drivers**

- > RF-ADC/DAC rfdc\_v\* (3.2) (PG269 Appendix C)
  - >> Bare-Metal XSDK build, GitHub, Linux GitHub (embeddedsw)
  - Linux and bare-metal APIs are identical
  - >> Control plane manipulation, avoiding registers
  - > 77 APIs total (as of 2018.1)

Driver	Туре	Uses Libmetal?
rfdc	Bare-metal	Yes
rfdc	Linux	Yes
sd_fec	Bare-metal	No
sd_fec	Linux	Yes

- > SD-FEC sd\_fec\_v\* (1.0) (PG256 Appendix C)
  - Bare-Metal In the XSDK build, GitHub Linux – GitHub (linux-xlnx) – linked from Xilinx linux drivers wiki
  - >> Linux and bare-metal APIs differ
  - >> Control plane manipulation, data table updates, register manipulation option via API
  - >> 7 main bare-metal APIs, plus 84 specialized register/table API calls (as of 2018.1)
- > Three of the four driver combinations use libmetal library





### A Simple RF-ADC/DAC Example Explained

- > Set the RF-ADC/DAC instance
- > Populate the data structures per the initial Vivado settings
- > Two nested loops checking which blocks are enabled
  - >> The first runs through each Tile
  - The second runs through each Block within each Tile
- Modify Mixer Settings from initial configuration
- > Write new Mixer Settings
- Modify QMC Settings from initial configuration
- > Write new QMC Settings


```
/* Initialize the RFdc driver. */
ConfigPtr = XRFdc_LookupConfig(RFdcDeviceId);
/* Initializes the controller */
Status = XRFdc_CfgInitialize(RFdcInstPtr, ConfigPtr);
for (Tile = 0; Tile <4; Tile++) {
  /* Check for Tile Enabled */
  for (Block = 0; Block <4; Block++) {
    /* Check for Block Enabled */
    if (XRFdc_IsDACBlockEnabled(RFdcInstPtr, Tile, Block)) {
      Status = XRFdc_GetMixerSettings(RFdcInstPtr, XRFDC_DAC_TILE, Tile, Block, &SetMixerSettings);
      Status = XRFdc_GetQMCSettings(RFdcInstPtr, XRFDC_DAC_TILE, Tile, Block, &SetQMCSettings);
      /* Modify mixer configurations */
      SetMixerSettings.CoarseMixFreq = 0x01;
                                                    // 1 (0 dbV)
      SetMixerSettings.Freq = 2000;
      SetMixerSettings.PhaseOffset = 22.56789;
                                                     // in Degrees, valid range -180 to 180
      SetMixerSettings.FineMixerScale = 0x2;
                                                     // 0.997 (-0 dbV)
      /* Write Mixer settings */
      Status = XRFdc SetMixerSettings(RFdcInstPtr, XRFDC DAC TILE, Tile, Block, &SetMixerSettings);
      /* Modify QMC configurations */
      SetOMCSettings.EnableGain = 1;
                                                     // OMC gain correction enabled
                                                     // OMC phase correction enabled
      SetQMCSettings.EnablePhase = 1;
      SetOMCSettings.GainCorrectionFactor = 0.95;  // Gain Correction Factor
      SetOMCSettings.PhaseCorrectionFactor = -5.0; //Phase Correction Factor
      /* Write QMC settings */
      Status = XRFdc SetOMCSettings(RFdcInstPtr, XRFDC DAC TILE, Tile, Block, &SetOMCSettings);
```

Software changes can have drastic effects on the hardware (example: setting the wrong data rate will generate a FIFO overflow)





### A Simplified Linux Zynq UltraScale+ RFSoC Boot Example




- >> The PMU/CSU initialize as in a ZU+
- The FSBL (First Stage Boot Loader) loads the bitstream including the SD-FEC and/or RF-ADC/DAC blocks
- In parallel the PMU/CSU/APU/RPU finish initialization and the SD-FEC and/or RF-ADC/DAC blocks initialize via on-board state machines (no user interaction)
- >> Software access to the IP is **optionally** started through \*\_Lookup then \*\_CfgInitialize API commands
- Application code can then <u>optionally</u> interact with the SD-FECs or RF-ADC/DAC as needed through APIs
  - The RF-ADC/DAC initialize and can operate without software interaction





## See The RF Evaluation Tool Demonstration During The Break

#### **RF Data Converter Evaluation Tool - Overview**





### Beta RF DC Evaluation Tool Measurement simple set-up

DAC outputs to Spectrum Analyzer (optional)


DAC to ADC loopback FFT results on TRD DAC to ADC loopback with BPF in between

USB / Ethernet cable connected to PC

DAC channel output to Spectrum Analyzer



### **Summary**



- > Integrated RF Data Converter Subsystem addresses a wide range of applications
- > Significantly reduces the Power and Footprint of high channel count systems
- > Enables adaptable Radio HW platforms
- > Full support in Vivado accelerates development time versus discrete solutions
- > Data Converter Evaluation Board, Design, and Evaluation Tools



# Adaptable. Intelligent.





### RF Solutions with Zynq ® UltraScale+ ™ RFSoC