

System Design from Antenna to Digital with Zynq UltraScale+ RFSoC

Presented By



Ian Greenshields RF & Microwave FAE December 10th, 2018





- Software-defined Radio for LTE Band-3 1800 MHz
 - System design with Zynq[®] UltraScale+[™] RFSoC + Qorvo RF
- Avnet RFSoC Support Package for MATLAB[®] and Simulink[®]
 - Modeling
 - Simulation and algorithm exploration
 - Verification
- Demo



CHALLENGES OF MODERN WIRELESS SYSTEM DESIGN

Requires multi-disciplinary expertise

- Wireless system architecture, knowledge of evolving standards
- RF design
- FPGA design
- Embedded software design
- Analog and digital signal processing
- IP network architecture
- High-speed layout / signal integrity board design

Need proven pre-engineered subsystems for fast proof-of-concept



SYSTEM DESIGN

Software-defined Radio for LTE Band-3 1800 MHz





SMALL CELL WIRELESS NETWORKS


Network densification towards 5G

 In pre-5G/LTE-Advanced Pro (LTE-A Pro) transition

Small cells

- Provide increased data capacity
- Help service providers eliminate expensive rooftop systems
- Help improve the performance of mobile handsets

Base Station Categories




Cell Type	Output Power (W)	Cell Radius (km)	Users	Locations
Femtocell	0.001 to 0.25	0.010 to 0.1	1 to 30	Indoor
Pico Cell	0.25 to 1	0.1 to 0.2	30 to 100	Indoor/Outdoor
Micro Cell	1 to 10	0.2 to 2.0	100 to 2000	Indoor/Outdoor
Macro Cell	10 to >50	8 to 30	>2000	Outdoor





INNOVATION

TRADITIONAL BASEBAND/IF SAMPLING & RF SIGNAL PROCESSING




- Extra complexity, cost and power consumption
- Signal processing in the analog/RF domain with analog mixers and filters
- I/Q phase & gain imbalance, LO leakage, voltage and temperature variation



CONTINUITY ----

INNOVATION

SOFTWARE-DEFINED RADIO FOR LTE BAND-3 1800 MHZ





AVNET RFSOC SUPPORT

Package for MATLAB and Simulink






CONTINUITY -----

All Programmable RFSoC

INNOVATION

MULTI-DOMAIN SIMULATION FROM ANTENNA TO DIGITAL

- Design, simulate, and analyze end-to-end communication links with channel and RF impairments
- Radio-in-the-Loop with MATLAB and Simulink





XILINX





INNOVATION

MODELING THE SIGNAL CHAIN FROM BASEBAND TO RF











RF LINK BUDGET ANALYSIS OF RF SIGNAL CHAIN


RF Budget Analyzer - RF_Link_budget	CONTRACTOR OF THE PARTY OF THE	Figure 1: Signal-to-Noise Ratio		
		<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>I</u> nsert <u>T</u> ools <u>D</u> esktop <u>W</u> indow <u>H</u> elp ∞		
		🎦 🖆 🛃 🌭 🗞 🔍 🖤 🕲 🐙 🔏 - 😓 🔲 🛄 🔲 🛄		
New Open Save Delete Amplifier Modulator S-parameters	Generic Plot Export	Signal-to-Noise Ratio vs. Input Frequency		
FILE DELETE ADD ELEMENTS PLOT EXPORT RF_Link_budget X				
System Parameters Input frequency: 1.8 GHz Available input power: 9 dBm Signal bandwidth: 100 MHz	NF = No + 174 - Gain	72.98 (1.2) 1.2) 1.3) 1.4) 1.5) 1.6) 1.7		
Element Parameters	Stage 1 2 3 4			
Amplifier	GainA (dB) 0 -1.5 -0.11 22.6	<u> 12.9</u>		
Name: DAC	NF (dB) 12 0 0.6 OIP3 (dBm) 21.5 Inf 39.5	1.8 1.8 1.8 1.8 1.8		
Available power gain: 0 dB		0 72.86 J		
Noise figure: 12 dB	Cascade 11 12 13 14 Fout (GHz) 1.8 1.8 1.8 1.8	1.9		
OIP3: 21.5 dBm	Pout (dBm) -9 -10.5 -10.61 11.99	1.85		
Input impedance: 50 Ohm	GainT (dB) 0 -1.5 -1.61 20.99	1.8 1.4 ^{15¹⁶}		
	NF (dB) 12 12 12 12.06	1.11.2 ^{1.3}		
Output impedance. 50 Onm		1.75 I Cascade		
	SNR (00) 72.96 72.96 72.92	Input Frequency (GHz)		
Output impedance: 50 Ohm	NF (dB) 12 12 12 12.06 OIP3 (dBm) 21.5 20 19.89 37.73 SNR (dB) 72.98 72.98 72.98 72.92	1.75 11 ¹² Cascade		

- MathWorks RF Budget Analyzer App
- Analyze gain, noise figure, and IP3 of cascaded RF elements
- Plot RF budget results across bandwidth and from stage to stage
- Export to RF Blockset for simulation within larger model

INNOVATION




MODELING THE DIGITAL UP-CONVERTER IN RF-DAC TILE






INNOVATION

ALGORITHM EXPLORATION WITH ZYNQ ULTRASCALE+ RFSOC





AVNET RFSOC EXPLORER WITH MATLAB AND SIMULINK







MATHWORKS 5G TOOLBOX™


• Model, simulate, design and test 5G systems with MATLAB

Channel model

- Waveform generation
- Downlink processing Transmit and receive
- TDL and CDL channel models
- Physical channels and signals
- Link-level simulation & throughput measurements
- Synchronization Bursts
- Cell search procedures
- Reference designs as detailed examples



CONTINUIT



DL-SCH

Perfect

stimati

PDSCH

ecodir


CP-OFDA

Perfect





RFSOC SUPPORT PKG IN MATLAB ADD-ON EXPLORER



Works with Free MATLAB Trial Package for Wireless Communications
 <u>www.mathworks.com/rfsoc</u>



AVNET ZYNQ ULTRASCALE+ RFSOC DEVELOPMENT KIT

Avnet extends the functionality of the groundbreaking Zynq[®] UltraScale+[™] RFSoC ZCU111 Evaluation Kit with a Qorvo 2x2 LTE Band-3 RF front-end card, plus native connection to MATLAB & Simulink from MathWorks with support for 5G NR radio Release 15


Enables system-level design with:

- Signal Capture & Analysis with MATLAB and Simulink
- Radio-in-the-loop co-simulation (Gigabit Ethernet)
- Over-the-air testing with 2x2 LTE Band-3 1800MHz FDD
- Direct-RF sampling without an external RF mixer

Kit includes:

- Zynq UltraScale+ RFSoC ZCU111 Evaluation Kit
- Qorvo 2x2 LTE Band-3 RF front-end card
- Vivado System Edition (includes System Generator DSP)
- Avnet RFSoC Support Package for MATLAB & Simulink

QOCVO. MathWorks Samiec & XILINX.



www.zedboard.org/rfsoc or www.mathworks.com/rfsoc



CONTINUITY — INNOVATION






CONTINUITY — INNOVATION






SYSTEM OBJECTS[™] SIMPLIFY RFSOC USER INTERFACE



- MathWorks System Objects implement and simulate dynamic systems
- Custom System Object encapsulates functionality of RFSoC Data Converter Subsystem



CODE GENERATION WITH ZYNQ ULTRASCALE+ RFSOC



- Real-time execution on RFSoC board for over-the-air testing
- Runtime debug and instrumentation over Ethernet
- PetaLinux with open-source Linux drivers for product deployment

00000



AVNET RFSOC SUPPORT PACKAGE FOR MATLAB AND SIMULINK



- Connection to MATLAB and Simulink over TCP
- Variable-depth sample buffer and DMA transfer to / from programmable logic (PL)

