NVME OVER FABRICS

100G Ethernet NVMe Storage JBOF with Application Acceleration

AMD

INTRODUCTION

Unlike most of the JBOF designs in today's storage marketplace, this AMD NVMe over Fabric (NVMe-oF[™]) reference was created with the idea of adding computational storage into next generation networked storage solutions. Using Remote Direct Memory Access (RDMA) this design provides a low latency, high performance, industry standard interconnect for up to 24 NVMe SSDs. This platform provides the flexibility to define custom acceleration functions within an NVMe oF compliant environment and eliminates the need for an external processor or Network Interface Card (NIC) thus enabling a highly integrated and cost effect JBOF storage solution.



SOLUTION OVERVIEW

This design transports NVMe packets over a standard RDMA Ethernet fabrics allowing the creation of remote storage namespaces, which enables the efficient pooling and sharing of storage resources across datacenter servers. These remote namespaces can dramatically reduce the storage cost, footprint and power within datacenters. Adding to this is the ability to incorporate acceleration services via name space management and this AMD Alveo[™] U50 base NVMe-oF solution become a true disaggregated computational storage accelerator.

This AMD solution provides reliable transport of NVMe frames with low latency, high throughput and massive scalability to remote hosts. A block diagram of a typical system solution is depicted above in Figure 1. The AMD NVMe-oF reference design implements the NVM express over fabric protocol and the RDMA NIC protocol in the single highly integrated AMD FPGA contained in an U50 add in card with a significant amount of programable logic left over for use as computational storage accelerators.

The key data transfer commands in the NVMe-oF protocol are offloaded to hardware, while the embedded CPUs in the AMD device process the control plane commands giving this AMD solution significant performance advantages over processor on y implementations. The AMD ERNIC IP integrated into the reference design provides reliable transport, flexibility in network interconnect and the performance to support line speed bandwidth. An implementation supporting 24 drives can be accomplished using just over 200K LUTs leaving the rest of the U50s resources for customizable acceleration engines or other types of differentiation.



AMD ADVANTAGE

- > 100Gb/s NVMe-oF AMD Alveo[™] U50 based solution
- > Support for up to 24 NVMe SSDs
- > 100GbE line rate performance
- > Ability to add Hardware Accelerators

SOLUTION DETAILS

FEATURES	DESCRIPTION	
Supported RDMA Protocol	RoCEv2	
Network Side Interface	Up to 100Gb Ethernet 1x100GbE, 2x50GbE, 2x40GbE, 4x25GbE and 4x10GbE	
PCIe Side Interface	Up to one PCIe Gen3 x16 or two Gen4 x8 interfaces	
Number of Hosts	A maximum of 128 hosts	
Send and Receive Queue-Pairs (QPs)	Up to 255, which is QP1- QP255	
Completion Queues (CQ)	Up to 255	
Completion Queues (CQ) Queue Depth	64 entries per queue	
Latency	Hardware design limited only	
Performance (4KB IOPS)	2.5M	
Management Interfaces	SMBus, NVMe-MI	
Future support	NVMe 1.4+ NVMe 1.1+ NVMe/TCP	
Inline Accelerator Examples	Storage services: (De)Compression, (De)Encryption, Data protection Database Acceleration: Scan, Filter, Aggregate	
Resource Utilization	The full solution resources include NVMF-IP, ERNIC-IP, CMAC, AXI-DMA and DDR-MIG IP. The resource utilization depends on selected configuration	

SOLUTION DETAILS

OPERATION	TYPICAL 4KB NVM-oF 100GbE PERFORMANCE	TYPICAL 4KB NVM-oF SOLUTION LATENCY
Random Read	2.4M	25.0us
Random Write	2.1M	31.0us
Sequential Read	2.4M	22.75us
Sequential Write	2.1M	29.9us

TAKE THE NEXT STEP

Learn more about AMD Alveo™ accelerator cards

DISCLAIMERS

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

© Copyright 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCIe, and PCI Express are trademarks of PCI-SIG and used under license. Printed in the U.S.A. SF11-10-21 PID# 232236903-A

