2. Support
  3. Answers 6347x
  4. AR# 63477: Vivado DSP Tools (System Generator for DSP) (2014.4) - Release Notes and Known Issues

AR# 63477

|

Vivado DSP Tools (System Generator for DSP) (2014.4) - Release Notes and Known Issues

Description

 

This answer record contains the Release Notes and Known Issues for System Generator for DSP 2014.4.

 

Solution

Installation instructions and a list of the Release Notes and Known Issues in System Generator for DSP 2014.4 tools are included in this answer record. 
 
A successful installation of Vivado Design Suite 2014.4 will change your design tools version number to 2014.4.
 
Release Notes and New Features in System Generator for DSP 2014.4
 
For a list and description of the new features and Release Notes in the 2014.4 tools, see the Vivado Design Suite User Guide - Release Notes, Installation and Licensing (UG973)
Please be sure to read the documentation as it answers questions that you might have about changes to the functionality or the look-and-feel from previous versions of System Generator for DSP. 
The Vivado Design Suite User Guide - Model-Based DSP Design using System Generator is accessible in PDF format at: http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_4/ug897-vivado-sysgen-user.pdf.
For System Generator for DSP Release Notes for other versions, see (Xilinx Answer 29595).
 
Note: For Vivado Design Suite Model Based DSP Designs using System Generator from 2013.1 and supported OS and MATLAB versions, please see (Xilinx Answer 55830).
 
General
 
(Xilinx Answer 53806) - Vivado System Generator - How can I use the legacy designs in Vivado Sysgen?
(Xilinx Answer 52571) - Vivado System Generator - Does Vivado Sysgen use CoreGen or IP Catalog in the backend?
(Xilinx Answer 47623) - Vivado DSP Tools - System Generator for DSP 2012.1 - Why do I get critical warnings on pin locations and constraints not applied for a model in a design with multiple unique Sysgen submodules?
(Xilinx Answer 52330) - Vivado System Generator - How do I configure MATLAB with Vivado System Generator?
(Xilinx Answer 58441) - System generator for DSP 2013.3 -xlTimingAnalysis error
(Xilinx Answer 58175) - 2013.3 Sysgen - IP Packager flow does not provide zipped packaged IP
(Xilinx Answer 60311) - Vivado System Generator - When does Vivado System Generator check out the license?
(Xilinx Answer 56042) - 2013.1 Vivado System Generator - Migrating from Vivado 2012.4 to 2013.1 will lead to different pinout on the HDL generated, no CE pin created in 2013.1
(Xilinx Answer 53961) - Vivado Sysgen - Several synthesis errors occur when using the IP Packager flow in Vivado if the path length exceeds 256 characters
(Xilinx Answer 57604) - Why is the fractional width on the "reload_tdata_data" port no longer dynamic in the FIR Compiler?

Resolved Issues

(Xilinx Answer 62803) - 2014.3 Vivado Sysgen - Concat feature within the DSP48E1 and DSP48 Macro 3.0 does not work as expected in simulation --> DSP48 Macro only fixed in 2015.1 
(Xilinx Answer 62504) - Sysgen 2014.3- Vivado Viewer issues seen in 2014.3
(Xilinx Answer 62477) - Sysgen 2014.2 & 2014.3: Assert block broken with Floating Point datatypes
(Xilinx Answer 62388) - 2014.3 Sysgen - Waveform viewer never launches
(Xilinx Answer 59236) - 2014.x System Generator - Sysgen/Matlab library compatibility issues may occur with Sysgen 2014.x on Linux OS

Known Issues

(Xilinx Answer 63652) - 2014.4 SysGen - Xilinx blocksets missing from Simulink Library Browser

(Xilinx Answer 63516) - 2014.x Vivado Sysgen does not work when targeting UltraScale devices when 7-Series devices were not installed  
(Xilinx Answer 63297) - 2014.3/2014.4 Vivado Sysgen - Tactical Patch for errors "All Xilinx Blocks must be contained in a level of hierarchy with a System Generator Token." caused by DocBlock issue
(Xilinx Answer 63044) - 2014.3/4 Vivado Sysgen - Tactical Patch for Sysgen crashing due to webtalk issue when Vivado Simulator is called
(Xilinx Answer 62803) - 2014.3 Vivado Sysgen - Concat feature within the DSP48E1 and DSP48 Macro 3.0 does not work as expected in simulation --> DSP48E1 block still affected in 2014.4
(Xilinx Answer 63289) - Vivado Sysgen 2014.4 - Why is the Cordic IP magnitude output always 0 when translate function is selected when running Sysgen simulation?
(Xilinx Answer 62345) - Vivado Sysgen - On some Redhat 6.x machines, generation of a model fails returning an error related to BLAS loading error
(Xilinx Answer 62328) - Vivado Sysgen - When MYVIVADO environment variable is set, Vivado Sysgen can produce errors when trying to open and modify Xilinx blocks or the Sysgen token  

(Xilinx Answer 61003) - 2014.1 Vivado Sysgen - ModelSim block produces an STL library error loading librdi_sysgen_mti_fli_controller.so
(Xilinx Answer 58837) - 2013.3 Vivado Sysgen - ModelSim block produces errors in ModelSim console: can't read "vsimPriv(windowmgr)": no such element in array /  # ** Error: Tree does not exist
(Xilinx Answer 58569) - Vivado 2013.3 Sysgen - Unable to make recursive copy for the .mdl file
(Xilinx Answer 58836) - 2013.3 Vivado Sysgen - Blackbox block failing behavioral simulation with Data Mismatches for both VHDL and Verilog

AR# 63477
Date 02/23/2015
Status Active
Type General Article
Tools
People Also Viewed