We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 72034

DMA / Bridge Subsystem for PCI Express and UltraScale+ PCI Express Integrated Block (Vivado 2018.3) - Endpoint Generation fails with xqzu5ev-ffrb900-1M-m device for Gen2 (5.0 GT/s) and 125MHz AXI Clock Frequency


Version Found:

  • DMA / Bridge Subsystem for PCI Express v4.1 (Rev. 2) - (Vivado 2018.3)
  • UltraScale+ PCI Express Integrated Block v1.3 (Rev. 4) - (Vivado 2018.3)

Version Resolved and other Known Issues

DMA Subsystem for PCI Express (Xilinx Answer 65443) / UltraScale+ PCI Express Integrated Block (Xilinx Answer 65751)

The tactical patch provided with this Answer Record provides the following fix:

  • Bug Fix: Allow Gen2 (5.0 GT/s) and 125 MHz AXI Clock Frequency with the xqzu5ev-ffrb900-1M-m device


The issues listed in this answer record will be fixed in a future release of the core.

For instructions on installing the patch, please check the instructions in the 'patch_readme' directory in the attached patch file.

Note: The "Version Found" lists the version where the problem was first discovered.

The problem also exists in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History:

02/15/2019 - Initial Release


Associated Attachments

Name File Size File Type
AR72034_Vivado_2018_3_preliminary_rev1.zip 9 MB ZIP

Linked Answer Records

Master Answer Records

AR# 72034
Date 02/22/2019
Status Active
Type Known Issues
Page Bookmarked