UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 72043

UltraScale+ PCI Express Integrated Block (Vivado 2018.3) - How to enable routing of messages on the CQ interface

Description

To enable messages to appear on the CQ interface, you can use the following settings:

1. Set AXISTEN_IF_ENABLE_RX_MSG_INTFC to "FALSE"

2. Set bit 17 of AXISTEN_IF_ENABLE_MSG_ROUTE[17:0] parameter

More details about these parameters can be found in (PG213).

In Vivado 2018.3 or earlier, the IP GUI does not have an option to set these parameters.


This article is part of the PCI Express Solution Centre

(Xilinx Answer 34536)Xilinx Solution Center for PCI Express

Solution

In Vivado 2018.3 or earlier, the IP GUI does not have an option to set these parameters.

However, they can be set through Tcl commands as follows:

set_property -dict [list CONFIG.axisten_if_enable_msg_route_override true CONFIG.axisten_if_enable_rx_msg_intfc FALSE CONFIG.axisten_if_enable_msg_route 20000] [get_ips pcie4_base_primary_2bar]

Revision History:

02/20/2019 - Initial Release

AR# 72043
Date 02/22/2019
Status Active
Type General Article
Devices
Tools
IP
Page Bookmarked