Xilinx is now part ofAMDUpdated Privacy Policy

Zynq-7000 SoC Design Hub - Boot and Configuration

Refer to the Zynq-7000 Design Overview Design Hub for information on System Design, Hardware Design, and Embedded Design.

 UG1046 - UltraFast Embedded Design Methodology Guide04/20/2018
 UG1025 - Zynq-7000 SoC Secure Boot Getting Started Guide03/18/2014
 UG585 - Zynq-7000 SoC Technical Reference Manual04/02/2021
 How to Create a Zynq Boot Image Using Xilinx SDK04/03/2014
 Zynq-7000 SoC Boot & Config Wiki Page 
Key ConceptsDate
 UG1046 - Methodology Guide - Configuration and Boot Devices04/20/2018
 UG1046 - Methodology Guide - Processor Configuration04/20/2018
 UG1046 - Methodology Guide - Boot Loaders04/20/2018
 UG1046 - Methodology Guide - Board Bring-UP Development04/20/2018
 UG585 - TRM - Boot and Configuration04/02/2021
 UG585 - TRM - Device Secure Boot04/02/2021
 UG821 - Software Developers Guide - Boot and Configuration09/30/2015
 UG821 - Software Developers Guide - Using Bootgen to Create a Bootable Image09/30/2015
 UG1283 - Bootgen User Guide06/16/2021
Frequently Asked QuestionsDate
 AR54760 - Considerations When Booting a Zynq-7000 SoC Device 
 AR50991 - What Flash Devices Are Support for Configuration? 
 AR55572 - What Are the Zynq-7000 Boot Times with NAND or QSPI Memory Devices? 
 AR56195 - Why Does a Design That Worked with ES Silicon Now Fail to Boot with Production Silicon?06/13/2018
 AR52538 - Additional Considerations When Booting a Zynq-7000 SoC Device05/28/2018
 How to Build the First Stage Boot Loader (FSBL) for Your Target Platform? 
 How to Prepare a Boot Iimage for Zynq? 
 How To Prepare a Boot Medium as a Boot Device? 
 Zynq SoC System Architecture 

Support Resources

Support Resources

Solution CentersDate
 AR52512 - Zynq-7000 SoC Solution Center08/25/2020
Xilinx ForumsDate
 Support Community