Resource Utilization for 1G/2.5G Ethernet PCS/PMA or SGMII v16.2

Vivado Design Suite Release 2020.2

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Standard
Physical_Interface
Management_Interface
Auto_Negotiation
LUTs FFs DSPs 36k BRAMs 18k BRAMs BUFGCTRL BUFR MMCME2_ADV Speedfile Status
xc7a100t fgg676 -1 g_pcs_a7_1 1000BASEX Transceiver false false 367 782 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_2 1000BASEX Transceiver true false 415 838 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_3 1000BASEX Transceiver false true 472 942 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_4 1000BASEX Transceiver true true 561 1050 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_both_1 BOTH Transceiver false false 500 1077 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_both_2 BOTH Transceiver true false 552 1145 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_both_3 BOTH Transceiver false true 620 1261 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_both_4 BOTH Transceiver true true 725 1359 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_sgmii_1 SGMII Transceiver false false 500 1077 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_sgmii_2 SGMII Transceiver true false 550 1144 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_sgmii_3 SGMII Transceiver false true 604 1238 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -1 g_pcs_a7_sgmii_4 SGMII Transceiver true true 675 1324 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -3 g_pcs_a7_sgmii_lvds_1 SGMII LVDS false false 575 843 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -3 g_pcs_a7_sgmii_lvds_2 SGMII LVDS true false 623 910 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -3 g_pcs_a7_sgmii_lvds_3 SGMII LVDS false true 653 982 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a100t fgg676 -3 g_pcs_a7_sgmii_lvds_4 SGMII LVDS true true 724 1068 0 0 0 0 0 0 PRODUCTION 1.23 2018-06-13

Kintex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Standard
Physical_Interface
Management_Interface
Auto_Negotiation
LUTs FFs DSPs 36k BRAMs 18k BRAMs BUFGCTRL BUFR MMCME2_ADV Speedfile Status
xc7k410t ffg900 -2 g_pcs_k7_1 1000BASEX Transceiver false false 339 716 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_2 1000BASEX Transceiver true false 388 772 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_3 1000BASEX Transceiver false true 446 876 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_4 1000BASEX Transceiver true true 535 984 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_both_1 BOTH Transceiver false false 473 1011 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_both_2 BOTH Transceiver true false 525 1079 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_both_3 BOTH Transceiver false true 592 1195 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_both_4 BOTH Transceiver true true 695 1293 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_1 SGMII Transceiver false false 473 1011 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_2 SGMII Transceiver true false 522 1078 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_3 SGMII Transceiver false true 578 1172 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_4 SGMII Transceiver true true 648 1258 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_lvds_1 SGMII LVDS false false 575 843 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_lvds_2 SGMII LVDS true false 622 910 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_lvds_3 SGMII LVDS false true 653 982 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k410t ffg900 -2 g_pcs_k7_sgmii_lvds_4 SGMII LVDS true true 723 1068 0 0 0 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Standard
Physical_Interface
Management_Interface
Auto_Negotiation
LUTs FFs DSPs 36k BRAMs 18k BRAMs BUFGCE BUFGCE_DIV BUFG_GT MMCME3_ADV Speedfile Status
xcku040 ffva1156 -2 g_pcs_u8_1 1000BASEX Transceiver false false 243 584 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_2 1000BASEX Transceiver true false 289 662 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_3 1000BASEX Transceiver false true 350 755 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_4 1000BASEX Transceiver true true 440 863 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_both_1 BOTH Transceiver false false 380 902 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_both_2 BOTH Transceiver true false 434 970 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_both_3 BOTH Transceiver false true 495 1086 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_both_4 BOTH Transceiver true true 592 1184 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_1 SGMII Transceiver false false 380 902 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_2 SGMII Transceiver true false 433 969 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_3 SGMII Transceiver false true 481 1063 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_4 SGMII Transceiver true true 552 1149 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_lvds_1 SGMII LVDS false false 471 578 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_lvds_2 SGMII LVDS true false 524 645 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_lvds_3 SGMII LVDS false true 558 717 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 g_pcs_u8_sgmii_lvds_4 SGMII LVDS true true 626 803 0 0 0 0 0 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Standard
Physical_Interface
Management_Interface
Auto_Negotiation
LUTs FFs DSPs 36k BRAMs 18k BRAMs BUFGCE BUFGCE_DIV BUFG_GT Speedfile Status
xcku9p ffve900 -1 g_pcs_up_both_1 BOTH Transceiver false false 583 1332 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020
xcku9p ffve900 -1 g_pcs_up_both_2 BOTH Transceiver true false 634 1400 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020
xcku9p ffve900 -1 g_pcs_up_both_3 BOTH Transceiver false true 698 1516 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020
xcku9p ffve900 -1 g_pcs_up_both_4 BOTH Transceiver true true 790 1614 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020
xcku9p ffve900 -1 g_pcs_up_sgmii_1 SGMII Transceiver false false 583 1332 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020
xcku9p ffve900 -1 g_pcs_up_sgmii_2 SGMII Transceiver true false 634 1399 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020
xcku9p ffve900 -1 g_pcs_up_sgmii_3 SGMII Transceiver false true 683 1493 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020
xcku9p ffve900 -1 g_pcs_up_sgmii_4 SGMII Transceiver true true 750 1579 0 0 0 0 0 1 PRODUCTION 1.28 02-27-2020

Virtex-7

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Standard
Physical_Interface
Management_Interface
Auto_Negotiation
LUTs FFs DSPs 36k BRAMs 18k BRAMs BUFGCTRL BUFR MMCME2_ADV Speedfile Status
xc7v585t ffg1761 -1 g_pcs_v7_1 1000BASEX Transceiver false false 340 716 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_2 1000BASEX Transceiver true false 387 772 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_3 1000BASEX Transceiver false true 446 876 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_4 1000BASEX Transceiver true true 533 984 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_both_1 BOTH Transceiver false false 474 1011 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_both_2 BOTH Transceiver true false 524 1079 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_both_3 BOTH Transceiver false true 593 1195 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_both_4 BOTH Transceiver true true 697 1293 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_1 SGMII Transceiver false false 474 1011 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_2 SGMII Transceiver true false 521 1078 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_3 SGMII Transceiver false true 576 1172 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_4 SGMII Transceiver true true 649 1258 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_lvds_1 SGMII LVDS false false 575 843 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_lvds_2 SGMII LVDS true false 622 910 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_lvds_3 SGMII LVDS false true 652 982 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11
xc7v585t ffg1761 -1 g_pcs_v7_sgmii_lvds_4 SGMII LVDS true true 723 1068 0 0 0 0 0 0 PRODUCTION 1.12 2014-09-11

Zynq-7000

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
Standard
Physical_Interface
Management_Interface
Auto_Negotiation
LUTs FFs DSPs 36k BRAMs 18k BRAMs BUFGCTRL BUFR MMCME2_ADV Speedfile Status
xc7z030 ffg676 -1 g_pcs_z7_1 1000BASEX Transceiver false false 339 716 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_2 1000BASEX Transceiver true false 389 772 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_3 1000BASEX Transceiver false true 447 876 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_4 1000BASEX Transceiver true true 534 984 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_both_1 BOTH Transceiver false false 472 1011 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_both_2 BOTH Transceiver true false 523 1079 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_both_3 BOTH Transceiver false true 592 1195 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_both_4 BOTH Transceiver true true 697 1293 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_1 SGMII Transceiver false false 472 1011 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_2 SGMII Transceiver true false 522 1078 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_3 SGMII Transceiver false true 576 1172 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_4 SGMII Transceiver true true 649 1258 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_lvds_1 SGMII LVDS false false 575 843 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_lvds_2 SGMII LVDS true false 622 910 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_lvds_3 SGMII LVDS false true 653 982 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22
xc7z030 ffg676 -1 g_pcs_z7_sgmii_lvds_4 SGMII LVDS true true 724 1068 0 0 0 0 0 0 PRODUCTION 1.12 2019-11-22

COPYRIGHT

Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.