

# **Vivado Design Suite Tutorial**

## Model-Based DSP Design Using System Generator

UG948 (v2020.2) December 11, 2020





# **Revision History**

The following table shows the revision history for this document.

Section	Revision Summary				
12/11/2020 Version 2020.2					
General Updates	Updated for Vivado Design Suite 2020.2				
06/12/2020 Version 2020.1					
General Updates	Updated for Vivado Design Suite 2020.1				



# Table of Contents

Revision History	2
System Generator for DSP Overview	5
Software Requirements	
Configuring MATLAB to the Vivado Design Suite	6
Locating and Preparing the Tutorial Design Files	7
Lab 1: Introduction to System Generator	9
Step 1: Creating a Design in an FPGA	9
Step 2: Creating an Optimized Design in an FPGA	22
Step 3: Creating a Design Using Discrete Components	
Step 4: Working with Data Types	35
Summary	45
Lab 2: Importing Code into System Generator	46
Step 1: Modeling Control with M-Code	
Step 2: Modeling Blocks with HDL	50
Step 3: Modeling Blocks with C/C++ Code	56
Lab 3: Timing and Resource Analysis	64
Step 1: Timing Analysis in System Generator	64
Step 2: Resource Analysis in System Generator	71
Summary	74
Lab 4: Working with Multi-Rate Systems	75
Step 1: Creating Clock Domain Hierarchies	
Step 2: Creating Asynchronous Channels	79
Step 3: Specifying Clock Domains	83
Summary	
Lab 5: Using AXI Interfaces and IP Integrator	
Step 1: Review the AXI Interfaces	
Step 2: Create a Vivado Project using System Generator IP	91
Step 3: Create a Design in IP Integrator	92

Send Feedback



Step 4: Implement the Design	
Summary	
Appendix A: Additional Resources and Legal Notices	100
Xilinx Resources	
Documentation Navigator and Design Hubs	100
Please Read: Important Legal Notices	101



# System Generator for DSP Overview

System Generator for DSP is a design tool in the Vivado<sup>®</sup> Design Suite that enables you to use the MathWorks<sup>®</sup> model-based Simulink<sup>®</sup> design environment for FPGA design. Previous experience with Xilinx<sup>®</sup> FPGA devices or RTL design methodologies is not required when using System Generator. Designs are captured in the Simulink modeling environment using a Xilinx-specific block set. Downstream FPGA steps including RTL synthesis and implementation (where the gate level design is placed and routed in the FPGA) are automatically performed to produce an FPGA programming bitstream.

Around 100 building blocks are included in the Xilinx-specific DSP block set for Simulink. These blocks include common building blocks such as adders, multipliers and registers. Also included are complex DSP building blocks such as forward-error-correction blocks, FFTs, filters, and memories. These complex blocks leverage Xilinx LogiCORE<sup>™</sup> IP to produce optimized results for the selected target device.

- VIDEO: The Vivado Design Suite QuickTake Video Tutorial: System Generator Multiple Clock Domains describes how to use Multiple Clock Domains within System Generator, making it possible to implement complex DSP systems.
- VIDEO: The Vivado Design Suite QuickTake Video Tutorial: Generating Vivado HLS block for use in System Generator for DSP describes how to generate a Vivado HLS IP block for use in System Generator, and ends with a summary of how the Vivado HLS block can be used in your System Generator design.
- VIDEO: The Vivado Design Suite Quick Take Video: Using Vivado HLS C/C++/System C block in System Generator describes how to incorporate your Vivado HLS design as an IP block into System Generator for DSP.

VIDEO: The Vivado Design Suite Quick Take Video: Specifying AXI4-Lite Interfaces for your Vivado System Generator Design describes how System Generator provides AXI4-Lite abstraction making it possible to incorporate a DSP design into an embedded system. Full support includes integration into the IP catalog, interface connectivity automation, and software APIs.

**VIDEO:** The Vivado Design Suite QuickTake Video Tutorial: Using Hardware Co-Simulation with Vivado System Generator for DSP describes how to use Point-to-Point Ethernet Hardware Co-Simulation with Vivado System Generator for DSP. Hardware co-simulation makes it possible to incorporate a design running in an FPGA directly into a Simulink simulation.

In this tutorial, you will do the following.

- Lab 1
  - Understand how to create and validate a model using System Generator.
  - Make use of workspace variables to easily parameterize your models.



- Synthesize the model into FPGA hardware, and then create a more optimal hardware version of the design.
- Learn how fixed-point data types can be used to trade off accuracy against hardware area and performance.
- Lab 2: Learn Modeling Control System with M-Code, incorporating existing RTL designs, written in Verilog or VHDL, into your design, and import C/C++ source files into a System Generator model by leveraging the tool integration with HLS.
- Lab 3: Learn how to do Timing and Resource Analysis and how to overcome timing violations.
- Lab 4: Learn how to create an efficient design using multiple clock domains.
- Lab 5: Use AXI interfaces and Vivado IP integrator to easily include your model into a larger design.

## **Software Requirements**

The MATLAB<sup>®</sup> releases and simulation tools supported in this release of System Generator are described in the Supported MATLAB versions and Operating Systems section of the Vivado Design Suite User Guide: Model-Based DSP Design Using System Generator (UG897).

The operating systems supported in this release of System Generator are described in the Supported MATLAB versions and Operating Systems section of the Vivado Design Suite User Guide: Model-Based DSP Design Using System Generator (UG897).

## Configuring MATLAB to the Vivado Design Suite

Before you begin, you should verify that MATLAB is configured to the Vivado Design Suite. Do the following:

- 1. Configure MATLAB.
  - On Windows systems:
    - 1. Click Start  $\rightarrow$  Xilinx Design Tools  $\rightarrow$  Vivado 2020.x  $\rightarrow$  System Generator  $\rightarrow$  System Generator 2020.x MATLAB Configurator.

**IMPORTANT!** On Windows systems you might need to launch the MATLAB Configurator as administrator. When MATLAB Configurator is selected in the menu, use the mouse right-click to select **Run as Administrator**.



MATLAB Version	ystem Generator Vivado	Location		
] 🣣 R2019a	Not Configured	C:\Program Files\MATLAB\R2019a	 	
🗹 📣 R2020a	赵 Configured	C:\Program Files\MATLAB\R2020a		

- 2. Click the check box of the version of MATLAB you want to configure and then click **OK**.
- On Linux systems:

Launching System Generator under Linux is handled using a shell script called <code>sysgen</code> located in the <code><Vivado install dir>/bin</code> directory. Before launching this script, you must make sure the MATLAB executable can be found in your Linux system's <code>\$PATH</code> environment variable for your Linux system. When you execute the System Generator script, it will launch the first MATLAB executable found in <code>\$PATH</code> and attach System Generator to that session of MATLAB. Also, the <code>sysgen</code> shell script supports all the options that MATLAB supports and all options can be passed as command line arguments to the <code>sysgen</code> script.

2. When the System Generator opens, confirm the version of MATLAB to which System Generator is attached by entering the version command in the MATLAB Command Window.

```
>> version
ans =
    '9.7.0.1319299 (R2019b) Update 5'
```

### Locating and Preparing the Tutorial Design Files

There are separate project files and sources for each of the labs in this tutorial. You can find the design files for this tutorial on the Xilinx website.

- 1. Download the reference design files from the Xilinx website.
- 2. Extract the zip file contents into any write-accessible location on your hard drive or network location.



 $\bigcirc$ 

**RECOMMENDED:** You will modify the tutorial design data while working through this tutorial. You should use a new copy of the  $SysGen_Tutorial$  directory extracted from ug948-design-files.zip each time you start this tutorial.

**TIP:** This document assumes the tutorial files are stored at  $C: \SysGen_Tutorial$ . All path names and figures in this document refer to this path name. If you choose to store the tutorial in another location, adjust the path names accordingly.





#### Lab 1

# Introduction to System Generator

In this lab, you will learn how to use System Generator to specify a design in Simulink<sup>®</sup> and synthesize the design into an FPGA. This tutorial uses a standard FIR filter and demonstrates how System Generator provides you the design options that allow you to control the fidelity of the final FPGA hardware.

#### Objectives

After completing this lab, you will be able to:

- Capture your design using the System Generator Blocksets.
- Capture your designs in either complex or discrete Blocksets.
- Synthesize your designs in an FPGA using the Vivado<sup>®</sup> Design Environment.

#### Procedure

This lab has four primary parts:

- Step 1: Review an existing Simulink design using the Xilinx<sup>®</sup> FIR Compiler block, and review the final gate level results in Vivado.
- Step 2: Use over-sampling to create a more efficient design.
- Step 3: Design the same filter using discrete blockset parts.
- Step 4: Understand how to work with Data Types such as Floating-point and Fixed-point.

### Step 1: Creating a Design in an FPGA

In this step, you learn the basic operation of System Generator and how to synthesize a Simulink design into an FPGA.

- 1. Invoke System Generator.
  - On Windows systems, select Start → All Programs → Xilinx Design Tools → Vivado 2020.x → System Generator → System Generator 2020.x.
  - On Linux systems, type sysgen at the command prompt.




2. Navigate to the Lab1 folder: cd C:\SysGen\_Tutorial\Lab1.


You can view the directory contents in the MATLAB<sup>®</sup> Current Folder browser, or type ls at the command line prompt.

- 3. Open the Lab1\_1 design as follows:
  - a. At the MATLAB command prompt, type <code>open Lab1\_1.slx</code> OR
  - b. Double-click Lab1\_1.slx in the Current Folder browser.

The Lab1\_1 design opens, showing two sine wave sources being added together and passed separately through two low-pass filters. This design highlights that a low-pass filter can be implemented using the Simulink FDATool or Lowpass Filter blocks.




4. From your Simulink project worksheet, select **Simulation** → **Run** or click the **Run** simulation button.




When simulation completes you can see the spectrum for the initial summed waveforms, showing a 1 MHz and 9 MHz component, and the results of both filters showing the attenuation of the 9 MHz signals.





You will now create a version of this same filter using System Generator blocks for implementation in an FPGA.

5. Click the **Library Browser** button in the Simulink toolbar to open the Simulink Library Browser.




When using System Generator, the Simulink library includes specific blocks for implementing designs in an FPGA. You can find a complete description of the blocks provided by System Generator in the Vivado Design Suite Reference Guide: Model-Based DSP Design Using System Generator (UG958).

- 6. Expand the Xilinx Blockset menu, select DSP, then select Digital FIR Filter.
- 7. Right-click the **Digital FIR Filter** block and select **Add block to model Lab1\_1**.







You can define the filter coefficients for the Digital FIR Filter block by accessing the block attributes-double-click the **Digital FIR Filter** block to view these-or, as in this case, they can be defined using the FDATool.

8. In the same DSP blockset as the previous step, select **FDATool** and add it to the Lab1\_1 design.

An FPGA design requires three important aspects to be defined:

- The input ports
- The output ports
- The FPGA technology


The next three steps show how each of these attributes is added to your Simulink design.

Send Feedback




**IMPORTANT!** If you fail to correctly add these components to your design, it cannot be implemented in an FPGA. Subsequent labs will review in detail how these blocks are configured; however, they must be present in all System Generator designs.

9. In the Basic Elements menu, select Gateway In, and add it to the design.



- 10. Similarly, from the same menu, add a Gateway Out block to the design.
- 11. Similarly, from the same menu, add the System Generator token used to define the FPGA technology.
- 12. Finally, make a copy of one of the existing Spectrum Analyzer blocks, and rename the instance to Spectrum Analyzer SysGen by clicking the instance name label and editing the text.
- 13. Connect the blocks as shown in the following figure. Use the left-mouse key to make connections between ports and nets.





The next part of the design process is to configure the System Generator blocks.

#### **Configure the System Generator Blocks**

The first task is to define the coefficients of the new filter. For this task you will use the Xilinx block version of FDATool. If you open the existing FDATool block, you can review the existing Frequency and Magnitude specifications.

1. Double-click the **Digital Filter Design** instance to open the Properties Editor.

This allows you to review the properties of the existing filter.



Block Parameters: Digital Filter Design					
File Edit Analysis Targets View	Window Help				
🗅 🗃 🖬 🎒 🐧 🔍 🔍 🤅 🚼	10 🖬 🔽 💀 😹 🛧 🗅 🗩 🌐 😡 💶 🕅				
Current Filter Information Structure: Direct-Form FIR Order: 10	Magnitude Response (dB)				
Stable: Yes Source: Designed	-100				
Store Filter Filter Manager	0 2 4 6 8 Frequency (MHz)				
Response Type	Filter Order — Frequency Specifications — Magnitude Specifications — Magnitude Specifications				
Lowpass	Specify order: 10     Units:   MHz   ■   Units: dB				
<ul> <li>─ Highpass ▼</li> <li>─ Bandpass</li> </ul>	Minimum order     Fs: 20     Apass: 0.01				
Bandstop	Options Fpass: 1.5 Astop: 100				
Differentiator           ************************************	Density Factor: 16 Fstop: 8.5				
IIR Butterworth					
FIR Equiripple					
Input processing: Colum	ns as channels (frame based)				
Ready					

- 2. Close the Properties Editor for the Digital Filter Design instance.
- 3. Double-click the FDATool instance to open the Properties Editor.
- 4. Change the filter specifications to match the following values:
  - Frequency Specifications
    - 。 Units = MHz
    - 。 Fs = 20
    - Fpass = 1.5
    - Fstop = 8.5
  - Magnitude Specifications
    - Units = dB
    - Apass = 0.01
    - Astop = 100
- 5. Click the **Design Filter** button at the bottom and close the Properties Editor.



Now, associate the filter parameters of the FDATool instance with the Digital FIR Filter instance.

- 6. Double-click the Digital FIR Filter instance to open the Properties Editor.
- 7. In the Filter Parameters section, replace the existing coefficients (Coefficient Vector) with xlfda\_numerator('FDATool') to use the coefficients defined by the FDATool instance.

🔀 Digital FIR Filter (Xilinx FIR Block)
Filter Parameters Coefficient Vector Use FDA Tool as Coefficient source
xlfda_numerator('FDATool') FDA Tool
Coefficient Precision          Optimal values         Coefficient Width : 19         Coefficient Fractional Bits : 19
Interpolation Rate 1
Decimation Rate 1
OK Cancel Help Apply

8. Click **OK** to exit the Digital FIR Filter Properties Editor.

In an FPGA, the design operates at a specific clock rate and using a specific number of bits to represent the data values.

The transition between the continuous time used in the standard Simulink environment and the discrete time of the FPGA hardware environment is determined by defining the sample rate of the Gateway In blocks. This determines how often the continuous input waveform is sampled. This sample rate is automatically propagated to other blocks in the design by System Generator. In a similar manner, the number of bits used to represent the data is defined in the Gateway In block and also propagated through the system.

Although not used in this tutorial, some Xilinx blocks enable rate changes and bit-width changes, up or down, as part of this automatic propagation. More details on these blocks are found in the Vivado Design Suite Reference Guide: Model-Based DSP Design Using System Generator (UG958)

Both of these attributes (rate and bit width) determine the degree of accuracy with which the continuous time signal is represented. Both of these attributes also have an impact on the size, performance, and hence cost of the final hardware.



System Generator allows you to use the Simulink environment to define, simulate, and review the impact of these attributes.

9. Double-click the Gateway In block to open the Properties Editor.

Because the highest frequency sine wave in the design is 9 MHz, sampling theory dictates the sampling frequency of the input port must be at least 18 MHz. For this design, you will use 20 MHz.

- 10. At the bottom of the Properties Editor, set the Sample Period to 1/20e6.
- 11. For now, leave the bit width as the default fixed-point 2's complement 16-bits with 14-bits representing the data below the binary point. This allows us to express a range of -2.0 to 1.999, which exceeds the range required for the summation of the sine waves (both of amplitude 1).

😝 Gateway In (Xilinx Gateway In)					
Gateway in block. Converts inputs of type Simulink integer, single, double and fixed-point to Xilinx fixed-point or floating-point data type.					
Hardware notes: In hardware these blocks become top level input ports.					
Basic Implementation					
Output Type					
🔘 Boolean 💿 Fixed-point 🔘 Floating-point					
Arithmetic type Signed (2's comp) -					
Fixed-point Precision					
Number of bits 16 Binary point 14					
Single Double Custom     Exponent width 8 Fraction width 24  Quantization:     Truncate      Round (unbiased: +/- Inf) Overflow:					
Wrap Saturate Flag as error					
Sample period 1/20e6					
OK Cancel Help Apply					

12. Click OK to close the Gateway In Properties Editor.

This now allows us to use accurate sample rate and bit-widths to accurately verify the hardware.

13. Double-click the **System Generator** token to open the Properties Editor.



Because the input port is sampled at 20 MHz to adequately represent the data, you must define the clock rate of the FPGA and the Simulink sample period to be at least 20 MHz.


- 14. Select the Clocking tab.
  - a. Specify an FPGA clock period of 50 ns (1/20 MHz).
  - b. Specify a Simulink system period of 1/20e6 seconds.
  - c. From the Perform analysis menu, select **Post Synthesis** and from the Analyzer type menu select **Resource** as shown in the following figure. This option gives the resource utilization details after completion.

承 System Ge	enerator: Lab1_	1		
Compilation	Clocking	General		
Compilation	orooning	Contrai		
Enable m	ultiple clocks			
FPGA cloc	k period (ns	:	Clock pin loca	tion :
50				
Provide cl	ock enable clear	pin		
_	system period			
1/20e6			]	
Perform a	nalysis :		Analyzer type	:
Post Synthes	sis	•	Resource	▼ Launch
Performance	Tips Gene	rate OK	Apply	Cancel Help

- 15. Click **OK** to exit the System Generator token.
- 16. Click the Run simulation button to simulate the design and view the results, as shown in the following figure.

Because the new design is cycle and bit accurate, simulation might take longer to complete than before.





The results are shown above, on the right hand side (in the Spectrum Analyzer SysGen window), and differ slightly from the original design (shown on the left in the Spectrum Analyzer FDA Tool window). This is due to the quantization and sampling effect inherent when a continuous time system is described in discrete time hardware.

The final step is to implement this design in hardware. This process will synthesize everything contained between the Gateway In and Gateway Out blocks into a hardware description. This description of the design is output in the Verilog or VHDL Hardware Description Language (HDL). This process is controlled by the System Generator token.

- 17. Double-click the System Generator token to open the Properties Editor.
- 18. Select the **Compilation** tab to specify details on the device and design flow.
- 19. From the Compilation menu, select the IP catalog compilation target to ensure the output is in IP catalog format. The Part menu selects the FPGA device. For now, use the default device. Also, use the default Hardware description language, VHDL.





承 System Ge	enerator: Lab1	1					×
8110 0001							
Compilation	Clocking	General					
Board :							
> None							
Part :							
> Kintex7 >	xc7k325t-3fbg67	6					
Compilatio	n:						
> IP Catalo	g					Setting	js
Hardware	description I	anguage	:	VHDL librar	y:		
VHDL			•	xil_defaultlib		]	
Use STD_	LOGIC type for E	Boolean or 1	bit wide	gateways		-	
Target dire	ctory :						
./netlist						Brows	se
Synthesis	strategy :		Impler	mentation str	rategy :		
Vivado Synthe	esis Defaults	-	Vivado	mplementation (	Defaults 🔹 🔻	]	
Create inte	erface document		Crea	te testbench	Mo	del upgra	de
Performance	Tips Gene	rate	ОК	Apply	Cancel	Hel	p


20. Click Generate to compile the design into hardware.

The compilation process transforms the design captured in Simulink blocks into an industry standard RTL (Register Transfer Level) design description. The RTL design can be synthesized into a hardware design. A Resource Analyzer window appears when the hardware design description has been generated.

Resource Analyzer: Lab1_1 Post Synthesis Resources: Clicking on an instance r	name highlights c	orresponding b		in the model.
Name	BRAMs (445)	DSPs (840)	LUTs (203800)	Registers (407600)
▲ Lab1_1	0	6	294	403
Digital FIR Filter	0	6	294	403
			ОК	Help

The Compilation status dialog box also appears.





- 21. Click **OK** to dismiss the Compilation status dialog box.
- 22. Click **OK** to dismiss the Resource Analyzer window.
- 23. Click **OK** to dismiss the System Generator token.

The final step in the design process is to create the hardware and review the results.

#### **Review the Results**

The output from design compilation process is written to the netlist directory. This directory contains three subdirectories:

- sysgen: This contains the RTL design description written in the industry standard VHDL format. This is provided for users experienced in hardware design who wish to view the detailed results.
- *ip*: This directory contains the design IP, captured in Xilinx IP catalog format, which is used to transfer the design into the Xilinx Vivado Design Suite. Lab 5: Using AXI Interfaces and IP integrator, presented later in this document, explains in detail how to transfer your design IP into the Vivado Design Suite for implementation in an FPGA
- ip\_catalog: This directory contains an example Vivado project with the design IP already included. This project is provided only as a means of quick analysis.

The previous Resource Analyzer: Lab1\_1 figure shows the summary of resources used after the design is synthesized. You can also review the results in hardware by using the example Vivado project in the  $ip_{catalog}$  directory.

**IMPORTANT!** The Vivado project provided in the  $ip\_catalog$  directory does not contain top-level I/O buffers. The results of synthesis provide a very good estimate of the final design results; however, the results from this project cannot be used to create the final FPGA.

When you have reviewed the results, exit the Lab1\_1.slx Simulink worksheet.

#### **Related Information**

Using AXI Interfaces and IP Integrator



# Step 2: Creating an Optimized Design in an FPGA

In this step you will see how an FPGA can be used to create a more optimized version of the same design used in Step 1, by oversampling. You will also learn about using workspace variables.

- 1. At the command prompt, type open Lab1\_2.slx.
- 2. From your Simulink project worksheet, select **Simulation**  $\rightarrow$  **Run** or click the Run simulation

button ⊵ to confirm this is the same design used in Step 1: Creating a Design in an FPGA.

3. Double-click the System Generator token to open the Properties Editor.

As noted in Step 1, the design requires a minimum sample frequency of 18 MHz and it is currently set to 20 MHz (a 50 ns FPGA clock period).

🚺 System G	enerator: Lab1	_2				x
Compilation	Clocking	General			k	
Enable m	nultiple clocks					
FPGA clo	ck period (ns	):	Clock pin lo	cation :		
50						
	lock enable clear					
1/20e6						
Perform a	nalysis :		Analyzer typ	e:		
None		•	Timing		Launch	

The frequency at which an FPGA device can be clocked easily exceeds 20 MHz. Running the FPGA at a much higher clock frequency will allow System Generator to use the same hardware resources to compute multiple intermediate results.

Send Feedback



- 4. Double-click the FDATool instance to open the Properties Editor.
- 5. Click the **Filter Coefficients** button **b** to view the filter coefficients.

Block Parameters: FDATool							
File Edit Analysis Targets View Wi	indow Help						
🗅 🚘 🖬 🕘 🔕 🔍 🔍 🎍 🖾  🛍	▷ 🛩 🖬 🚳 🔃 🔍 🗠 🖾 💭 🔛 🔛 🐭 🙁 🎦 🦵 🌐 😡 🌒 🕨 🛩 🕺						
Current Filter Information		ilter Coefficients					
Structure: Direct-Form FIR Order: 10 Stable: Yes Source: Designed	Numerator: 0.0019067134188906 -0.0110752394328747 -0.0411515914481301 0.0351305675326196 0.2887827846112869 0.4509324797603549 0.2887827846112869 0.0351305675326196 -0.0411515914481301 -0.0110752394328747 0.0019067134188906	05 25 3 2 4 2 3 3 25 05					
Store Filter Filter Manager			<b>v</b>				
Response TypeF	ilter Order	Frequency Specifications	Magnitude Specifications				
Lowpass	Specify order: 10	Units: MHz 💌	Units: dB				
Highpass  Bandpass	Minimum order	Fs: 20	Apass: 0.01				
Bandstop	Dptions	Fpass: 1.5	Astop: 100				
	Density Factor: 16	Fstop: 8.5					
Design Method —							
IIR Butterworth							
● FIR Equiripple ▼							
Input processing: Columns a	as channels (frame based)	De	sign Filter				
Computing Response Done							

This shows the filter uses 11 symmetrical coefficients. This will require a minimum of six multiplications. This is indeed what is shown at the end of the Configure the System Generator Blocks section where the final hardware is using six DSP48 components, the FPGA resource used to perform a multiplication.

The current design samples the input at a rate of 20 MHz. If the input is sampled at 6 times the current frequency, it is possible to perform all calculations using a single multiplier.

- 6. Close the FDATool Properties Editor.
- 7. You will now replace some of the attributes of this design with workspace variables. First, you need to define some workspace variables.
- 8. In the MATLAB Command Window:
  - a. Enter num\_bits = 16
  - **b.** Enter bin\_pt = 14



-	Command Window		×
	>> num_bits = 16	۲	• (
	num_bits =		
	16		
	>> bin_pt = 14		
	bin_pt =		
	14		4
fx;	>>		-

9. In design Lab1\_2, double-click the **Gateway In** block to open the Properties Editor.

10. In the Fixed-Point Precision section, replace 16 with <code>num\_bits</code> and replace 14 with <code>bin\_pt</code>, as shown in the following figure.

😫 Gateway In (Xilinx Gateway In)
Gateway in block. Converts inputs of type Simulink integer, single, double and fixed-point to Xilinx fixed-point or floating-point data type.
Hardware notes: In hardware these blocks become top level input ports.
Basic Implementation
Output Type
🔘 Boolean 💿 Fixed-point 🔘 Floating-point
Arithmetic type Signed (2's comp) 🔻
Fixed-point Precision
Number of bits num_bits Binary point bin_pt
Floating-point Precision
Single Double Custom
Exponent width 8 Fraction width 24
Quantization:
Truncate  Round (unbiased: +/- Inf) Overflow:
Wrap  Saturate  Flag as error
Sample period 1/20e6
OK         Cancel         Help         Apply

11. Click **OK** to save and exit the Properties Editor.

In the System Generator token update the sampling frequency to 120 MHz (6  $^{\ast}$  20 MHz) in this way:



- 1. Specify an FPGA clock period of 8.33 ns (1/120 MHz).
- 2. Specify a Simulink system period of 1/120e6 seconds.
- 3. From the Perform analysis menu, select **Post Synthesis** and from Analyzer type menu, select **Resource** as shown in the following figure . This option gives the resource utilization details after completion.

in location :	
in location :	
in location :	
in location :	
r type :	
▼ La	aunch

12. Click **Generate** to compile the design into a hardware description.

In this case, the message appearing in the Diagnostic Viewer can be dismissed as you are purposely clocking the design above the sample rate to allow resource sharing and reduce resources. Close the Diagnostic Viewer window.

13. When generation completes, click **OK** to dismiss the Compilation status dialog box.

The Resource Analyzer window opens when the generation completes, giving a good estimate of the final design results after synthesis as shown in the following figure.

The hardware design now uses only a single DSP48 resource (a single multiplier) and compared to the results at the end of the "Configure the System Generator Blocks" section , the resources used are approximately half.



	5 5		block/subsystem	
Name	BRAMs (445)	DSPs (840)	LUTs (203800)	Registers (407600)
Lab1_2	0	1	112	19
Digital FIR Filter	0	1	112	19

- 14. Click **OK** to dismiss the Resource Analyzer window.
- 15. Click **OK** to dismiss the System Generator token.
- Exit the Lab1\_2.slx Simulink worksheet.

#### **Related Information**

Step 1: Creating a Design in an FPGA Configure the System Generator Blocks


## Step 3: Creating a Design Using Discrete Components

In this step you will see how System Generator can be used to build a design using discrete components to realize a very efficient hardware design.

1. At the command prompt, type open Lab1\_3.slx.

This opens the Simulink design shown in the following figure. This design is similar to the one in the previous two steps. However, this time the filter is designed with discrete components and is only partially complete. As part of this step, you will complete this design and learn how to add and configure discrete parts.





This discrete filter operates in this way:

- Samples arrive through port In and after a delay stored in a shift register (instance ASR).
- A ROM is required for the filter coefficients.
- A counter is required to select both the data and coefficient samples for calculation.
- A multiply accumulate unit is required to perform the calculations.
- The final down-sample unit selects an output every n<sup>th</sup> cycle.


Start by adding the discrete components to the design.

- 2. Click the Library Browser button 📰 in the Simulink toolbar to open the Simulink Library Browser.
  - a. Expand the Xilinx Blockset menu.
  - b. As shown in the following figure, select the **Control Logic** section, then right-click **Counter** to add this component to the design.



Þ 🧇 Enter search term 💌 🗛 💌 🛙	3, -	• 🔄 🛥 🎯
ilinx Blockset/Control Logic		
<ul> <li>Simulink</li> <li>Communications System Toolbox</li> <li>Communications System Toolbox HDL</li> <li>Computer Vision System Toolbox</li> <li>DSP System Toolbox</li> <li>DSP System Toolbox HDL Support</li> <li>HDL Coder</li> <li>HDL Verifier</li> <li>Image Acquisition Toolbox</li> <li>Report Generator</li> <li>Simulink 2D Animation</li> <li>Simulink Coder</li> <li>Simulink Extras</li> <li>Simulink Extras</li> <li>Simulink Blockset</li> <li>AX14</li> <li>Basic Elements</li> <li>Communication</li> <li>Control Logic</li> <li>Data Types</li> <li>DSP</li> </ul>	4 III	AXI FIFO Black Box Counter Dual Port RAM Constant Counter Dual Port RAM Expression Add block to model Lab1_3 Ctrl+I Help for the Counter block Go to parent Esc Block parameters MCOOP MUX Relational ROM Shift Comparent Relational Single Port RAM Slice Vivado HLS
Index Math Memory	+	

- c. Select the **Memory** section (shown at the bottom left in the figure above) and add a ROM to the design.
- d. Finally, select the DSP section and add a DSP48 Macro 1.0 to the design.
- 3. Connect the three new instances to the rest of the design as shown in the following figure:



You will now configure the instances to correctly filter the data.

4. Double-click the **FDATool** instance and select Filter Coefficients **b** from the toolbar to review the filter specifications.



Block Parameters: FDATool			
File Edit Analysis Targets View	Window Help		
🗅 🖨 🖬 🚳 🔍 🔍 🖄 🛅 📋	🖬 🔼 🖸 🔂 🍀 😩 🗅 🗩 🌐	) <b>1</b> 🖂 🕅	
Current Filter Information	Filter Coefficients		
Structure: Direct-Form FIR Order: 10 Stable: Yes Source: Designed	Numerator: 0.0019067134188906 -0.0110752394328747 -0.0411515914481301 0.0351305675326196 0.2887827846112865 0.450932479760354 0.2887827846112865 0.0351305675326196 -0.0411515914481301 -0.0110752394328747 0.0019067134188906	705 225 33 22 94 94 92 33 32 25 005	
Store Filter Filter Manager			<b>T</b>
Response Type	Filter Order	Frequency Specifications	Magnitude Specifications
Lowpass	Specify order: 10	Units: MHz 💌	Units: dB 🔹
<ul> <li>Highpass</li> <li>Bandpass</li> </ul>	Minimum order	Fs: 20	Apass: 0.01
☐ Bandstop	Options	Fpass: 1.5	Astop: 100
	Density Factor: 16	Fstop: 8.5	
📆 — Design Method — — — — — — — — — — — — — — — — — — —	-		
IIR Butterworth			
FIR Equiripple			
Input processing: Colu	mns as channels (frame based)		esign Filter
Ready			

This shows the same specifications as the previous steps in Lab 1 and confirms there are 11 coefficients. You can also confirm, by double-clicking on the input Gateway In that the input sample rate is once again 20 MHz (Sample period = 1/20e6). With this information, you can now configure the discrete components.

- 5. Close the FDATool Properties Editor.
- 6. Double-click the **Counter** instance to open the Properties Editor.
  - a. For the Counter type, select Count limited and enter this value for Count to value: length(xlfda\_numerator('FDATool'))-1

This will ensure the counter counts from 0 to 10 (11 coefficient and data addresses).

- b. For Output type, leave default value at Unsigned and in Number of Bits enter the value **4**. Only 4 binary address bits are required to count to 11.
- c. For the Explicit period, enter the value **1/(11\*20e6)** to ensure the sample period is 11 times the input data rate. The filter must perform 11 calculations for each input sample.



comparator.
plementation
ning
length(xlfda_numerator('FDATool'))-1
n: Down 🛞 Up/Down
0
1
sion
(2's comp) (2's comp)
ts 4
0
ts ad port inchronous reset port nable port
ole Period d source: Inferred from inputs
1/(11*20e6)

- d. Click **OK** to exit the Properties Editor.
- 7. Double-click the **ROM** instance to open the Properties Editor.
  - a. For the Depth, enter the value length(xlfda\_numerator('FDATool')). This will ensure the ROM has 11 elements.
  - b. For the Initial value vector, enter xlfda\_numerator('FDATool'). The coefficient values will be provided by the FDATool instance.





😹 ROM (	(Xilinx Sin	gle Port Read-Only 🗖 🔍 🔀
Basic	Output	Implementation
Depth	le	ength(xlfda_numerator('FDATool'))
Initial val	ue vector x	lfda_numerator('FDATool')
Memory Dist	tributed me	mory 💿 Block RAM
Prov	ide reset po	ort for output register
Initial va	alue for outp	put register 0
Prov	ide enable	port
Latency	1	
ОК		Cancel Help Apply

- c. Click **OK** to exit the Properties Editor.
- 8. Double-click the DSP48 Macro 1.0 instance to open the Properties Editor.
  - a. In the Instructions tab, replace the existing Instructions with A\*B+P and then add A\*B. When the sel input is false the DSP will multiply and accumulate. When the sel input is true the DSP will simply multiply.





😝 DSP Macro 1 0 (Xilinx DSP Macro 1.0 )		—		×
Instructions Pipeline Options Implementation				
Valid operands: CONCAT, P, C, PCIN, P>>17, PCIN>>17,	CARRYIN, CARRYCASCIN, ACIN,	A, BCIN,	В	
Valid operators: +, -, *, ()				
Valid functions: RNDSIMPLE, RNDSYM				
Instructions are case insensitive and tolerate spaces.				
Target XtremeDSP Slice: DSP48E1				
Instructions	Available Instructions			
A*8+P A*8	# (A+D) (A+D)*B (A+D)*B+C+CARRYIN (A+D)*B+C+CARRYIN (A+D)*B+C+CARRYIN (A+D)*B+P+CARRYIN (A+D)*B+P>>17 (A+D)*B+P>>17 (A+D)*B+P>>17 (A+D)*B+PCIN>17 (A+D)*B+PCIN>>17 (A+D)*B+PCIN>>17 (A+D)*B+PCIN>>17 (A+D)*B+PCIN>>17 (A+D)*B+PCIN>>17 (A+D)*B-P (A+D)*B-P (A+D)*B-PCIN>>17 (A+D)*B-PC			~
OK Cancel	Help Apply			


- b. In the Pipeline Options tab, use the Pipeline Options drop-down menu to select **By\_Tier**.
- c. Select **Tier 3** and **Tier 5**. This will ensure registers are used at the inputs to A and B and between the multiply and accumulate operations.





😫 DSP Macro	10 (Xilinx DSP N	/lacro 1.0 )			_		×
Instructions	Pipeline Options	Implementation					
Pipeline Options	By_Tier ▼						
Custom Pipelin	e options						
Tier:	1 2 3	4	5	6			
D	┝┥┝┥	$\sim$			er only suppo 1 and DSP4		
A				DSP reg	nistor		
				Fabric re			
В				Tuble te	gister		
CONCAT -	<b>_</b>	<b>→</b>	→□→↓				
c				► P			
CARRYIN		<b>→</b>	→				
CONTROL	<b>→ → −</b>	<b></b>	→				
Tier 1	Tier 2	✓ Tier 3	Tier 4	✓ Tier 5	⊡ Ti	er 6	
D	D	D					
A	A	✓ A	A				
B	B	CONCAT	B CONCAT	CONCAT			
Пс	С		C		P		
CARRYIN		CARRYIN	CARRYIN				
CONTROL	CONTROL	CONTROL	CONTROL	✓ CONTROL			
	ОК	Cancel	Help	Apply			

- d. Click **OK** to exit the Properties Editor.
- 9. Click **Save** to save the design.
- 10. Click the Run simulation button to simulate the design and view the results, as shown in the following figure.



The final step is to compile the design into a hardware description and synthesize it.



- 11. Double-click the **System Generator** token to open the Properties Editor.
- 12. From the Compilation tab, make sure the Compilation target is IP catalog.
- 13. From the Clocking tab, under Perform analysis select **Post Synthesis** and for Analyzer type select **Resource**. This option gives the resource utilization details after completion.
- 14. Click **Generate** to compile the design into a hardware description. After generation finishes, it displays the resource utilization in the Resource Analyzer window.

Post Synthesis Resources: Clicking on an ir	nstance name highlights (	corresponding t	block/subsystem	in the model.
Name	BRAMs (445)	DSPs (840)	LUTs (203800)	Registers (407600)
Lab1_3	0.5	1	23	15
r3	0	0	0	1
r2	0	0	2	
rO	0	0	0	1
Relational1	0	0	0	
ROM	0.5	0	0	
Down Sample1	0	0	0	4
DSP48 Macro 3.0	0	1	2	2
Counter	0	0	3	
Capture Register	0	0	0	4
ASR	0	0	16	

The design now uses fewer FPGA hardware resources than either of the versions designed with the Digital FIR Filter macro.

- 15. Click **OK** to dismiss the Resource Analyzer dialog box.
- 16. Click **OK** to dismiss the Compilation status dialog box.
- 17. Click OK to dismiss the System Generator token.
- **18. Exit the** Lab1\_3.slx worksheet.

#### **Related Information**

Configure the System Generator Blocks Step 2: Creating an Optimized Design in an FPGA



## **Step 4: Working with Data Types**

In this step, you will learn how hardware-efficient fixed-point types can be used to create a design which meets the required specification but is more efficient in resources, and understand how to use Xilinx Blocksets to analyze these systems.

This step has two primary parts.

- In Part 1, you will review and synthesize a design using floating-point data types.
- In Part 2, you will work with the same design, captured as a fixed-point implementation, and refine the data types to create a hardware-efficient design which meets the same requirements.

#### Part 1: Designing with Floating-Point Data Types

In this part you will review a design implemented with floating-point data types.


- 1. Invoke System Generator.
  - On Windows systems, select Start → All Programs → Xilinx Design Tools → Vivado 2020.x → System Generator → System Generator 2020.x.
  - On Linux systems, type sysgen at the command prompt.
- 2. At the command prompt, type open Lab1\_4\_1.slx.

This opens the Simulink design shown in the following figure. This design is similar to the design used in Lab 1\_1, however this time the design is using float data types and the filter is implemented in sub-system FIR.

First, you will review the attributes of the design, then simulate the design to review the performance, and finally synthesize the design.







In the previous figure, both the input and output of instance FIR are of type double.

3. In the MATLAB Command Window enter:

MyCoeffs = xlfda\_numerator('FDATool')

- 4. Double-click the instance **FIR** to open the sub-system.
- 5. Double-click the instance **Constant1** to open the Properties Editor.

This shows the Constant value is defined by MyCoeffs(1).

Basic DS	P48		
Constant value	MyCoeffs(1)		
Output Type			
Boolean	Fixed-po	int 💿 Floating	point
Arithmetic typ	pe Floating-po	int 💌	
Fixed-point	Precision		
Number of	hite 16	Binary point	14
Humber of	010 10	ondry point	4.1
Floating-po	int Precision		
Single	O Double	Custom	
	-		10.04
Exponent	uidth 0		
Exponent v	vidth 8	Fraction wid	UI 24
Exponent v Sample Perio		Fraction wid	ui <u>24</u>
Sample Perio	od	Fraction wid	u1 24
Sample Perio	od constant	Fraction wid	24
Sample Perio	od constant	Fraction wid	27
Sample Perio	od constant	Fraction wid	Apply

6. Close the Constant1 Properties editor.






7. Return to the top-level design using the toolbar button Up To Parent  $\Upsilon$ , or click the tab labeled Lab1\_4\_1.

The design is summing two sine waves, both of which are 9 MHz. The input gateway to the System Generator must therefore sample at a rate of at least 18 MHz.

- 8. Double-click the **Gateway In1** instance to open the Properties Editor and confirm the input is sampling the data at a rate of 20 MHz (a Sample period of 1/20e6).
- 9. Close the Gateway In Properties editor.
- 10. Click the Run simulation button to simulate the design.

The results shown in the following figure show the System Generator blockset produces results which are very close to the ideal case, shown in the center. The results are not identical because the System Generator design must sample the continuous input waveform into discrete time values.



The final step is to synthesize this design into hardware.

- 11. Double-click the System Generator token to open the Properties Editor.
- 12. On the Compilation tab, make sure the Compilation target is IP Catalog.
- 13. On the Clocking tab, under Perform analysis select **Post Synthesis** and from Analyzer type menu select **Resource**. This option gives the resource utilization details after completion.
- 14. Click **Generate** to compile the design into a hardware description. After completion, it generates the resource utilization in Resource Analyzer window as shown in the following figure.





Name	BRAMs (445)	DSPs (840)	LUTs (203800)	Registers (407600)
Lab1_4_1	0	33	5578	1332
▷ FIR	0	33	5578	133.

- 15. Click **OK** to dismiss the Compilation status dialog box.
- 16. Click OK to dismiss the System Generator token.

You implemented this same filter in Lab 1 using fixed-point data types. When compared to the synthesis results from that implementation – the initial results from Lab 1 are shown in the following figure and you can see this current version of the design is using a large amount of registers (FF), LUTs, and DSP48 (DSP) resources (Xilinx dedicated multiplier/add units).

Resource Analyzer: Lab1_1				- • ×
Post Synthesis Resources: Clicking on an instance	name highlights (	corresponding b	olock/subsystem	in the model.
Name	BRAMs (445)	DSPs (840)	LUTs (203800)	Registers (407600)
▲ Lab1_1	0	6	294	403
Digital FIR Filter	0	6	294	403
			ОК	Help

Maintaining the full accuracy of floating-point types is an ideal implementation but implementing full floating-point accuracy requires a significant amount of hardware.

For this particular design, the entire range of the floating-point types is not required. The design is using considerably more resources than what is required. In the next part, you will learn how to compare designs with different data types inside the Simulink environment.


- 17. Exit the Vivado Design Suite.
- **18. Exit the** Lab1\_4\_1.slx **Simulink worksheet.**



## Part 2: Designing with Fixed-Point Data Types

In this part you will re-implement the design from Part 1: Designing with Floating-Point Data Types using fixed-point data types, and compare this new design with the original design. This exercise will demonstrate the advantages and disadvantages of using fixed-point types and how System Generator allows you to easily compare the designs, allowing you to make trade-offs between accuracy and resources within the Simulink environment before committing to an FPGA implementation.

1. At the command prompt, type open Lab1\_4\_2.slx to open the design shown in the following figure.



2. In the MATLAB Command Window enter:

```
MyCoeffs = xlfda_numerator('FDATool')
```

- 3. Double-click the instance **Gateway In2** to confirm the data is being sampled as 16-bit fixedpoint value.
- 4. Click Cancel to exit the Properties Editor.




5. Click the Run simulation button to simulate the design and confirm instance Spectrum Analyzer SysGen Fixed shows the filtered output.

As you will see if you examine the output of instance FIR-Fixed-Point (shown in the previous figure) System Generator has automatically propagated the input data type through the filter and determined the output must be 43-bit (with 28 binary bits) to maintain the resolution of the signal.

This is based on the bit-growth through the filter and the fact that the filter coefficients (constants in instance FIR-Fixed-Point) are 16-bit.

6. In the MATLAB Command Window, enter sum(abs(MyCoeffs)) to determine the absolute maximum gain using the current coefficients.



Taking into account the positive and negative values of the coefficients the maximum gain possible is 1.2070 and the output signal should only ever be slightly smaller in magnitude than the input signal, which is a 16-bit signal. There is no need to have 15 bits (43-28) of data above the binary point.

You will now use the Reinterpret and Convert blocks to manipulate the fixed-point data to be no greater than the width required for an accurate result and produce the most hardware efficient design.

- 7. Right-click with the mouse anywhere in the canvas and select Xilinx BlockAdd.
- 8. In the Add Block entry box, type Reinterpret.
- 9. Double-click the **Reinterpret** component to add it to the design.
- 10. Repeat the previous three steps for these components:
  - a. Convert
  - b. Scope




- 11. In the design, select the **Gateway Out2** instance.
  - a. Right-click and use Copy and Paste to create a new instance of the Gateway Out block.
  - b. Paste twice again to create two more instances of the Gateway Out (for a total of three new instances).
- 12. Double-click the **Scope** component.
  - a. In the Scope properties dialog box, select **File**  $\rightarrow$  **Number of Inputs**  $\rightarrow$  **3**.
  - b. Select View  $\rightarrow$  Configuration Properties and confirm that the Number of input ports is 3.

▲ Scope	×
File Tools View Simulation Help	ъ
🎯 - 🚳 🕑 🕪 🄳 🐎 - Q, - 🗊 - 🖨 🕢 -	
10	- 1
8	
Configuration Properties: Scope	
6 Main Time Display Logging	
4 Deen at simulation start	
2 - Display the full path	
Number of input ports: 3	
Sample time: -1	
Input processing: Elements as channels (sample based)	
Maximize axes: Off	
Axes scaling: Manual Configure	
-8 OK Cancel Apply	
-10 0.5 1 1.5 2 2.5 3 3.5 4 4.5	5
×10	_
Ready	

- c. Click **OK** to close the Configuration Properties dialog box.
- d. Select File  $\rightarrow$  Close to close the Scope properties dialog box.
- 13. Connect the blocks as shown in the next figure.
- 14. Rename the signal names into the scope as shown in the following figure: Convert, Reinterpret and Growth.


To rename a signal, click the existing name label and edit the text, or if there is no text double-click the wire and type the name.





- 15. Click the Run simulation button to simulate the design.
- 16. Double-click the **Scope** to examine the signals.

**TIP:** You might need to zoom in and adjust the scale in View  $\rightarrow$  Configuration Properties to view the signals in detail.





The Reinterpret and Convert blocks have not been configured at this point and so all three signals are identical.

The Xilinx Reinterpret block forces its output to a new type without any regard for retaining the numerical value represented by the input. The block allows for unsigned data to be reinterpreted as signed data, or, conversely, for signed data to be reinterpreted as unsigned. It also allows for the reinterpretation of the data's scaling, through the repositioning of the binary point within the data.

In this exercise you will scale the data by a factor of 2 to model the presence of additional design processing which might occur in a larger system. The Reinterpret block can also be used to scale down.

- 17. Double-click the Reinterpret block to open the Properties Editor.
- 18. Select Force Binary Point.
- 19. Enter the value 27 in the input field Output Binary Point and click OK.

The Xilinx Convert block converts each input sample to a number of a desired arithmetic type. For example, a number can be converted to a signed (two's complement) or unsigned value. It also allows the signal quantization to be truncated or rounded and the signal overflow to be wrapped, saturated, or to be flagged as an error.

In this exercise, you will use the Convert block to reduce the size of the 43-bit word back to a 16-bit value. In this exercise the Reinterpret block has been used to model a more complex design and scaled the data by a factor of 2. You must therefore ensure the output has enough bits above the binary point to represent this increase.


- 20. Double-click the Convert block to open the Properties Editor.
- 21. In the Fixed-Point Precision section, enter 13 for the Binary Point and click OK.
- 22. Save the design.
- 23. Click the Run simulation button to simulate the design.
- 24. Double-click the Scope to examine the signals.

**TIP:** You might need to zoom in and adjust the scale in  $View \rightarrow Configuration$  Properties to view the signals in detail.

In the following figure you can see the output from the filter (Growth) has values between plus and minus 1. The output from the Reinterpret block moves the data values to between plus and minus 2.

In this detailed view of the waveform, the final output (Convert) shows no difference in fidelity, when compared to the reinterpret results, but uses only 16 bits.





The final step is to synthesize this design into hardware.

- 25. Double-click the System Generator token to open the Properties Editor.
- 26. On the Compilation tab, ensure the Compilation target is IP catalog.
- 27. On the Clocking tab, under Perform analysis select **Post Synthesis** and from Analyzer type menu select **Resource**. This option gives the resource utilization details after completion.
- 28. Click **Generate** to compile the design into a hardware description. After completion, it generates the resource utilization in Resource Analyzer window as shown in the following figure.

Name	BRAMs (445)	DSPs (840)	LUTs (203800)	Registers (407600)
Lab1_4_2	0	44	6167	192
FIR-Fixed-Point	0	11	589	57
▷ FIR	0	33	5578	133
Convert	0	0	0	1

- 29. Click **OK** to dismiss the Compilation status dialog box.
- 30. Click **OK** to dismiss the System Generator token.

Notice, as compared to the results in Step 1 (Figure 37: Lab1\_1 Resource Analyzer Results) these results show approximately

- 45% more Flip-Flops
- 20% more LUTs



• 30% more DSP48s

However, this design contains both the original floating-point filter and the new fixed-point version: the fixed-point version therefore uses approximately 75-50% fewer resources with the acceptable signal fidelity and design performance.

- 31. Exit the Vivado Design Suite.
- **32. Exit the** Lab1\_4\_2.slx worksheet.

## **Summary**

In this lab, you learned how to use the System Generator blockset to create a design in the Simulink environment and synthesize the design in hardware which can be implemented on a Xilinx FPGA. You learned the benefits of quickly creating your design using a Xilinx Digital FIR Filter block and how the design could be improved with the use of over-sampling.

You also learned how floating-point types provide a high degree of accuracy but cost many more resources to implement in an FPGA and how the System Generator blockset can be used to both implement a design using more efficient fixed-point data types and compensate for any loss of accuracy caused by using fixed-point types.

The Reinterpret and Convert blocks are powerful tools which allow you to optimize your design without needing to perform detailed bit-level optimizations. You can simply use these blocks to convert between different data types and quickly analyze the results.

Finally, you learned how you can take total control of the hardware implementation by using discrete primitives.

**Note:** In this tutorial you learned how to add System Generator blocks to the design and then configure them. A useful productivity technique is to add and configure the System Generator token first. If the target device is set at the start, some complex IP blocks will be automatically configured for the device when they are added to the design.

The following solution directory contains the final System Generator (\*.slx) files for this lab.

C:/SysGen\_Tutorial/Lab1/solution



Lab 2

# Importing Code into System Generator

# **Step 1: Modeling Control with M-Code**

In this step you will be creating a simple Finite State Machine (FSM) using the MCode block to detect a sequence of binary values 1011. The FSM needs to be able to detect multiple transmissions as well, such as 10111011.

### Objectives

After completing this lab, you will be able to create a Finite State Machine using the MCode block in System Generator.

### Procedure

In this step you will create the control logic for a Finite State Machine using M-code. You will then simulate the final design to confirm the correct operation.

- 1. Launch System Generator and change the working directory to: C:\SysGen\_Tutorial \Lab2\M\_code
- 2. Open the file Lab2\_1.slx.

You see the following incomplete diagram.




- 3. Add an MCode block from the Xilinx<sup>®</sup> Blockset/Index library. Before wiring up the block, you need to edit the MATLAB<sup>®</sup> function to create the correct ports and function name.
- 4. Double-click the **MCode** block and click **Edit M-File**, as shown in the following figure.



😫 MCode (Xilinx MCode Block) 📃 🔳 💌							
Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input ports of the block are input arguments of the function. The output ports of the block are output arguments of the function.							
Basic Interface Advanced							
Block Interface MATLAB function							
ximax							
Browse Edit M-File							
Explicit Sample Period							
Specify explicit sample period							
1							

The following figure shows the default M-code in the MATLAB text editor.



- 5. Edit the default MATLAB function to include the function name state\_machine and the input din and output matched.
- 6. You can now delete the sample M-code.






EI	DITOR	PUBL	ISH VIE	w	4	16 🖻 🕯 S	0 2 5	? 오	▲
			0 0 0	$\triangleright$	Net State	Run Section	n 胶		
FILE	NAVIGATE	EDIT	Breakpoints T	Run ▼	Run and Advance	Advance	Run and Time		
	· ·	· ·	BREAKPOINTS			RUN			
	state_mach	ine.m	× +						
1	func	tion	matched	= stat	e machi	ne(din)			
2					_	Sector 1			-
-	I								
									_
							Ln 2	Col 1	

- 7. After you make the edits, use Save As to save the MATLAB file as state\_machine.m to the Lab2 folder.
  - a. In the MCode Properties Editor, use the Browse button to ensure that the MCode block is referencing the local M-code file (state\_machine.m).
- 8. In the MCode Properties Editor, click OK.


You will see the MCode block assume the new ports and function name.

9. Now connect the MCode block to the diagram as shown in the following figure:



You are now ready to start coding the state machine. The bubble diagram for this state machine is shown in the following figure. This FSM has five states and is capable of detecting two sequences in succession.





10. Edit the M-code file, state\_machine.m, and define the state variable using the Xilinx
xl\_state data type as shown in the following. This requires that you declare a variable as a
persistent variable. The xl\_state function requires two arguments: the initial condition and
a fixed-point declaration.

Because you need to count up to 4, you need 3 bits.

```
persistent state, state = x1_state(0, {x1Unsigned, 3, 0});
```

11. Use a switch-case statement to define the FSM states shown. A small sample is provided, shown as follows, to get you started.

Note: You need an otherwise statement as your last case.

```
switch state
   case 0
        if din == 1
        state = 1
        else
            state = 0
        end
        matched = 0;
```

12. Save the M-code file and run the simulation. The waveform should look like the following figure.

You should notice two detections of the sequence.



/= ◎ (• ∾ ½ [3] % % [ > = = = = = = / • / •	×
Input	
.2	
2 0 5 10 15 20	)
Time offset: 0	
Output of Block Ram State Mac ×	

# **Step 2: Modeling Blocks with HDL**

In this step, you will import an RTL design into System Generator as a black box.

A black box allows the design to be imported into System Generator even though the description is in Hardware Description Language (HDL) format.

## Objectives

After completing this step, you will be able to:

- Import an RTL HDL description into System Generator for DSP.
- Configure the black box to ensure the design can be successfully simulated.
- 1. Invoke System Generator and from the MATLAB console, change the directory to: C:\SysGen\_Tutorial\Lab2\HDL.

The following files are located in this directory:

- Lab2\_2.slx A Simulink model containing a black box example.
- transpose\_fir.vhd Top-level VHDL for a transpose form FIR filter. This file is the VHDL that is associated with the black box.
- mac.vhd Multiply and adder component used to build the transpose FIR filter.
- 2. Type open Lab2\_2.slx.
- 3. Open the subsystem named Down Converter.
- 4. Open the subsystem named Transpose FIR Filter Black Box.



At this point, the subsystem contains two input ports and one output port. You will add a black box to this subsystem:

ран 🔁 ы	ack_box	_examp	le1/Down	Convert	er/Transpos	e FIR Filt	er Black	Box					- 0 ×
File	Edit	View	Display	Diagra	m Simulat	ion Ar	alysis	Code	Tools	Help			
2	- 8		⇐ 🔿			-		<b>&gt;</b> I		• •	500		» 🧭 🔻
Tran	spose FI	R Filter E	Black Box										
۲	🎦 blac	k_box_e	example1	▶ 🔁 Do	wn Converte	er 🕨 🎦 1	[ranspo	se FIR Fil	ter Black	Box			-
Đ,													
5													
⇒		(	1										
AE			In									<b>X</b> 1	
			2									Out	
		(	2 rst										
>>													
Read	у						1309	%				Fix	edStepDiscrete

5. Right-click the design canvas, select **Xilinx BlockAdd**, and add a Black Box block to this subsystem.

A browser window opens, listing the VHDL source files that can be associated with the black box.


6. From this window, select the top-level VHDL file transpose\_fir.vhd. This is illustrated in the following figure.

Select the file that contains the	e entity description for the black box					8
Computer	► OSDisk (C:) ► Sysgen_tutorial ► Lab2 ► HD	L	🕶 🍫 Sear	ch HDL		Q
Organize 🔻 New folder				•== <b>•</b>		0
☆ Favorites	Name	Date modified	Туре		Size	
💻 Desktop	🗏 mac	11/8/2013 11:14 PM	VHD File			2 KB
📕 Downloads	transpose_fir	8/6/2014 4:11 PM	VHD File			3 KB
Skecent Places						
Libraries Documents Music Pictures Videos						
i Computer						
🧶 OSDisk (C:)						
🗇 adrive (\\ppdena 🎽	•	111				A     A
File name	e:	•	All Suppo	orted HDL I	iles (*.	\ ▼
			Open		Cancel	

The associated configuration M-code transpose\_fir\_config.m opens in an Editor for modifications.



- 7. Close the Editor.
- 8. Wire the ports of the black box to the corresponding subsystem ports and save the design.



9. Double-click the Black Box block to open this dialog box:

😝 Black Box5 (Xilinx Black Box)					
Incorporates black box HDL and simulation model into a System Generator design.					
You must supply a Black Box with certain information about the HDL component you would like to bring into System Generator. This information is provided through a Matlab function.					
When "Simulation mode" is set to "Inactive", you will typically want to provide a separate simulation model by using a Simulation Multiplexer. When "Simulation mode" is set to "External co-simulator", you must include a ModelSim block in the design.					
Basic Implementation					
Block configuration m-function					
transpose_fir_config					
Simulation mode:					
Inactive Vivado Simulator External co-simulator					
HDL co-simulator to use (specify helper block by name)					
Verbose					
OK Cancel Help Apply					





The following are the fields in the dialog box:

- Block configuration m-function: This specifies the name of the configuration M-function for the black box. In this example, the field contains the name of the function that was generated by the Configuration Wizard. By default, the black box uses the function the wizard produces. You can however substitute one you create yourself.
- Simulation mode: There are three simulation modes:
  - **Inactive:** In this mode the black box participates in the simulation by ignoring its inputs and producing zeros. This setting is typically used when a separate simulation model is available for the black box, and the model is wired in parallel with the black box using a simulation multiplexer.
  - **Vivado Simulator:** In this mode simulation results for the black box are produced using co-simulation on the HDL associated with the black box.
  - **External co-simulator:** In this mode it is necessary to add a ModelSim HDL cosimulation block to the design, and to specify the name of the ModelSim block in the HDL co-simulator to use field. In this mode, the black box is simulated using HDL cosimulation.
- 10. Set the Simulation mode to Inactive and click **OK** to close the dialog box.
- 11. Move to the design top-level and run the simulation by clicking the Run simulation button



12. Notice the black box output shown in the Output Signal scope is zero. This is expected because the black box is configured to be Inactive during simulation.





🔹 Scope
Input Signal
-2 Output Signal
6000
4000
2000
0
-2000
-4000
-6000
0 50 100 150 200 250 300 350 400 450 500
Time offset: 0

- 13. From the Simulink Editor menu, select **Display** → **Signals & Ports** → **Port Data Types** to display the port types for the black box.
- 14. Compile the model (Ctrl-D) to ensure the port data types are up to date.

Notice that the black box port output type is  $UFix_26_0$ . This means it is unsigned, 26-bits wide, and has a binary point 0 positions to the left of the least significant bit.

15. Open the configuration M-function transpose\_fir\_config.m and change the output type from UFix\_26\_0 to Fix\_26\_12. The modified line (line 26) should read:

dout\_port.setType('Fix\_26\_12');

Continue the following steps to edit the configuration M-function to associate an additional HDL file with the black box.

16. Locate line 65:

```
this_block.addFile('transpose_fir.vhd');
```


17. Immediately above this line, add the following:

this\_block.addFile('mac.vhd');

- 18. Save the changes to the configuration M-function and close the file.
- 19. Click the design canvas and recompile the model (Ctrl-D).

Your Transpose FIR Filter Black Box subsystem should display as follows:





- 20. From the Black Box block parameter dialog box, change the Simulation mode field from **Inactive** to **Vivado Simulator** and then click **OK**.
- 21. Move to the top-level of the design and run the simulation.
- 22. Examine the scope output after the simulation has completed.


Notice the waveform is no longer zero. When the Simulation Mode was Inactive, the Output Signal scope displayed constant zero. Now, the Output Signal shows a sine wave as the results from the Vivado Simulation.

23. Right click the Output Signal display and select **Configuration Properties**. In the Main tab, set **Axis Scaling** to the **Auto** setting.

You should see a display similar to that shown below.







# Step 3: Modeling Blocks with C/C++ Code

The System Edition of the Vivado<sup>®</sup> Design Suite includes the Vitis<sup>m</sup> HLS feature, which has the ability to transform C/C++ design sources into RTL. System Generator has a Vitis HLS block in the Xilinx Blockset/Control Logic and Xilinx Blockset/Index libraries that enables you to bring in C/C++ source files into a System Generator model.

## Objectives

After completing this lab, you will be able to incorporate a design, synthesized from C, C++ or SystemC using Vitis HLS, as a block into your MATLAB design.

### Procedure

In this step you will first synthesize a C file using Vitis HLS. You will operate within a Vivado DSP design project, using a design file from MATLAB along with an associated HDL wrapper and constraint file. In Part 2, you incorporate the output from Vitis HLS into MATLAB and use the rich simulation features of MATLAB to verify that the C algorithm correctly filters an image.




# Part 1: Creating a System Generator Package from Vitis HLS

- 1. Invoke Vitis HLS: Click **Start → Xilinx Design Tools → Vitis HLS 2020.2**.
- 2. Select Open Project in the welcome screen and navigate to the Vitis HLS project directory C:\SysGen\_Tutorial\Lab2\C\_code\hls\_project as shown in the following figure.

owse For Folder	Σ
▲ 🐌 Sysgen_tutorial	*
Lab1	
🖌 📜 Lab2	
A L C_code	
🔺 🔔 hls_project	
Isolution1	=
> 👢 .autopilot	
> 👢 csim	
📜 HDL	
📜 M_code	
👢 Lab3	
Folder: hls_project	
Make New Folder	OK Cancel


- 3. Click **OK** to open the project.
- 4. Expand the Source folder in the Explorer pane (left-hand side) and double-click the file MedianFilter.cpp to view the contents of the C++ file as shown in the following figure.





This file implements a 2-Dimensional median filter on 3x3 window size.

5. Synthesize the source file by right-clicking on solution 1 and selecting C Synthesis  $\rightarrow$  C Synthesis as shown in the following figure.



When the synthesis completes, Vitis HLS displays this message:

Finished C synthesis

Now you will package the source for use in System Generator.

6. Right-click **solution1** and select **Export RTL**.





7. Set Format Selection to **Vivado IP for System Generator** as shown in the following figure and click **OK**.

Export RTL	$\times$
Export RTL as IP	
Format Selection	
Vivado IP for System Generator 🗸 🗸	
Evaluate Generated RTL	
Verilog	
Vivado synthesis	
Vivado synthesis, place and route	
Output location: Browse	
Do not show this dialog box a	gain.
OK Cancel	

When the Export RTL process completes, Vitis HLS displays this message:

Finished export RTL


8. Exit Vivado HLS.

## Part 2: Including a Vitis HLS Package in a System Generator Design


1. Launch System Generator and open the Lab2\_3.slx file in the Lab2/C\_code folder. This should open the model as shown in the following figure.







- 2. Add a Vitis HLS:
  - a. Right-click anywhere on the canvas workspace.
  - b. Select Xilinx BlockAdd.
  - c. Type  ${\tt Vitis ~HLS}$  in the Add block dialog box.
  - d. Select **Vitis HLS** as shown in the following figure.




- 3. Double-click the Vivado HLS block to open the Properties Editor.
- 4. Use the Browse button to select the solution created by Vivado HLS in Step 1, at C:/ SysGen\_Tutorial/Lab2/C\_code/hls\_project/solution1, as shown in the following figure.
- 5. Click OK to import the Vivado HLS IP.



😝 Vitis HLS (Xilinx High Level 🛛 —		$\times$
This block allows including C,C++ and SystemC so System Generator for DSP designs.	ource files i	n
Solution r/Lab2/C_code/hls_project/solution1'	Browse	
Refresh	Edit	
Use C simulation model if available		
Display signal types		
Output Sample Times Simulink system period	•	
OK Cancel Help	Арр	ly

6. Connect the input and output ports of the block as shown in the following figure.




- 7. Navigate into the Noisy Image sub-system and double-click the **Image From File** block xilinx\_logo.png to open the Block Parameters dialog box.
- 8. Use the Browse button to ensure the file name correctly point to the file xilinx\_logo.jpg as shown in the following figure.



Block Parameters: Image From File
Image From File
Reads an image from a file.
Use the File name parameter to specify the image file you want to import into your model. Use the Sample time parameter to set the sample period of the block.
Main Data Types
Parameters
File name: Sysgen_tutorial\Lab2\C_code\xilinx_logo.jpg Browse
Sample time: ImSize*ImSize
Image signal: Separate color signals
Output port labels: R G B
OK         Cancel         Help         Apply

- 9. Click **OK** to exit the Block Parameters dialog box.
- 10. Use the Up to Parent  $\hat{T}$  toolbar button to return to the top level.
- 11. Save the design.
- 12. Simulate the design and verify the image is filtered, as shown in the following figures.



## Summary

In this lab you learned





- How to create control logic using M-Code. The final design can be used to create an HDL netlist, in the same manner as designs created using the Xilinx Blocksets.
- How to model blocks in System Generator using HDL by incorporating an existing VHDL RTL design and the importance of matching the data types of the System Generator model with those of the RTL design and how the RTL design is simulated within System Generator.
- How to take a filter written in C++, synthesize it with Vitis HLS and incorporate the design into MATLAB. This process allows you to use any C, C++ or SystemC design and create a custom block for use in your designs. This exercise showed you how to import the RTL design generated by Vitis HLS and use the design inside MATLAB.

Solutions to this lab can be found corresponding locations:

- $\texttt{C:/SysGen_Tutorial/Lab2/M\_code/solution}$
- C:/SysGen\_Tutorial/Lab2/HDL/solution
- C:/SysGen\_Tutorial/Lab2/C\_code/solution





Lab 3

# Timing and Resource Analysis

In this lab, you learn how to verify the functionality of your designs by simulating in Simulink<sup>®</sup> to ensure that your System Generator design is correct when you implement the design in your target Xilinx<sup>®</sup> device.

#### Objectives

After completing this lab, you will be able to:

- Identify timing issues in the HDL files generated by System Generator and discover the source of the timing violations in your design.
- Perform resource analysis and access the existing resource analysis results, along with recommendations to optimize.

#### Procedure

This lab has two primary parts:

- In Step 1 you will learn how to do timing analysis in System Generator.
- In Step 2 you will learn how to perform resource analysis in System Generator.

## **Step 1: Timing Analysis in System Generator**

- 1. Invoke System Generator.
  - On Windows systems select Start → All Programs → Xilinx Design Tools → Vivado 2020.x → System Generator → System Generator 2020.x.
  - On Linux systems, type sysgen at the command prompt.
- 2. Navigate to the Lab3 folder: cd C:\SysGen-Tutorial\Lab3.

You can view the directory contents in the MATLAB<sup>®</sup> Current Folder browser, or type ls at the command line prompt.


- 3. Open the Lab3 design using one of the following:
  - At the MATLAB command prompt, type open Lab3.slx

Send Feedback



• Double-click Lab3.slx in the Current Folder browser.

The Lab3 design opens, as shown in the following figure.



- 4. From your Simulink project worksheet, select **Simulation** → **Run** or click the Run simulation button to simulate the design.
- 5. Double-click the **System Generator** token to open the Properties Editor.
- 6. Select the **Clocking** tab.
- 7. From the Perform analysis menu, select **Post Synthesis** and from Analyzer type menu select **Timing** as shown in the following figure.

Compilation	Clocking	General		
Enable m	nultiple clocks			
	ck period (ns	):	Clock pin locat	ion :
2.0				
	lock enable clear system perio			
1	oj otom pono	u (000) .		
1				
Perform a	nalysis :		Analyzer type :	
	-	•	Analyzer type : Timing	Launch

8. In the System Generator token dialog box, click Generate.

When you generate, the following occurs:



- a. System Generator generates the required files for the selected compilation target. For timing analysis System Generator invokes the Vivado<sup>®</sup> Design Suite in the background for the design project, and passes design timing constraints to the Vivado Design Suite.
- b. Depending on your selection for Perform Analysis (Post Synthesis or Post Implementation), the design runs in the Vivado Design Suite through synthesis or through implementation.
- c. After the Vivado tools run is completed, timing paths information is collected and saved in a specific file format from the Vivado timing database.
- d. System Generator processes the timing information and displays a Timing Analyzer table with timing paths information as shown in the following figure.


Pos	t Synthesis Ti	ming Paths:	Clicking on a tin	ning path highlig	hts correspond	ing blocks in the	e model.			
/iolatio	on type setup				-				Status : FA	ILE
	Slack (ns)	Delay (ns)	gic Delay (ns)	ing Delay (ns)	Levels of Logic	Source	Destination	Source Clock	Destination Clock	-
1	-0.818	2.806	2.365	0.441	13	Lab3/sub	Lab3/sub	clk	clk	
2	0.687	1.3	0.963	0.337	9	Lab3/add	Lab3/add	clk	clk	-
3	0.692	0.973	0.539	0.434	0	Lab3/sub	Lab3/sub	clk	clk	
4	0.812	1.175	0.684	0.491	3	Lab3/add	Lab3/add	clk	clk	
5	0.827	1.158	0.752	0.406	3	Lab3/add	Lab3/add	clk	clk	
6	0.837	0.65	0.216	0.434	0	Lab3/Del	Lab3/sub	clk	clk	
7	0.845	0.902	0.335	0.567	1	Lab3/Del…	Lab3/Reg	clk	clk	
8	1.058	0.962	0.962	0	0	Lab3/Del	Lab3/Del	clk	clk	
9	1.36	0.484	0.232	0.252	0	Lab3/Del…	Lab3/Del…	clk	clk	۰.
٠ [					111				•	

- 9. In the timing analyzer table:
  - Paths with lowest slack values display, with the worst Slack at the top and increasing slack below
  - Paths with timing violations have a negative slack and display in red.
- 10. Cross probe from the Timing Analyzer table to the Simulink model by clicking any path in the Timing Analyzer table, which highlights the corresponding System Generator blocks in the model. This allows you to troubleshoot timing violations by analyzing the path on which they occur.
- 11. When you cross probe, you see the corresponding path as shown in the following figure.
- 12. Blocks with timing violations are highlighted in red.



	Trai	sposed fo	rm of filter						
1 Fix_18_17 data_in			→1 data_out						
			→2 addr_out						
		😝 Tim	ing Analyzer: L	ab3					• ×
2 UFix_10_0 addr Stored filled	er coefficients	Pos	t Synthesis Ti	ming Paths: C	licking on a tim	ing path highligi	hts correspond	ling blocks in the	e model.
addr in Fb_18_17		Violatio	on type setup		-			Stat	tus : FAILED
Constant1	en z <sup>1</sup> Fix_18_17 Mult		Slack (ns)	Delay (ns)	jic Delay (ns)	ing Delay (ns)	Levels of Logic		Destin ^
Constant en	Delay2	1	-0.818	2.806	2.365	0.441	13	Lab3/sub	Lab3, ≘
coef		2	0.687	1.3	0.963	0.337	9	Lab3/add	Lab3,
		3	0.692	0.973	0.539	0.434	0	Lab3/sub	Lab3,
	-	4	0.812	1.175	0.684	0.491	3	Lab3/add	Lab3,
		5	0.827	1.158	0.752	0.406	3	Lab3/add	Lab3, 🛫
		•							÷.
								ОК	Help
A Bool Bool Bool Delay1		→ en	Fix_48		3 1_out				
	atch RAM through MULT delay								

13. Double-click the second path in the Timing Analyzer table and cross-probe, the corresponding highlighted path in green which indicates no timing violation.



If you close the Timing Analyzer sometime later you might want to relaunch the Timing Analyzer table using the existing timing analyzer results for the model. A Launch button is provided under the Clocking tab of the System Generator token dialog box. This will only work if you already ran timing analysis on the Simulink model.



Compilation	Clocking	General		l 🍌
Enable m	nultiple clocks			
FPGA clo	ck period (ns	s) :	Clock pin locati	on :
2.0				
Provide c	lock enable clear	r pin		
Simulink	system perio	d (sec) :	1	
1				
1 Perform a	nalysis :		Analyzer type :	$\frown$
-	-	•	Analyzer type : Timing	Launch

**Note:** If you relaunch the Timing Analyzer window, make sure that the Analyzer type field is set to Timing. The table that opens will display the results stored Target directory specified in the System Generator token dialog box, regardless of the option selected for Perform analysis (Post Synthesis or Post Implementation).


## **Troubleshooting the Timing Violations**

Inserting some registers in the combinational path might give better timing results and might help overcome timing violations if any. This can be done by changing latency of the combinational blocks as explained in the following.

1. Double-click the violated path from the Timing Analyzer window which opens the violated path as shown in the following figure.







2. Double-click the **Mult** block to open the Multiplier block parameters window as shown in the following figure.





🔀 Mult (Xilinx Multiplier)
Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must select 'Test for optimum pipelining'.
Optimization Goal: For implementation into device fabric (LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwise, the results will be identical regardless of the selection.
Basic Implementation
Output Type
Precision:
Fixed-point Output Type
Arithmetic type: Signed (2's comp) Unsigned Fixed-point Precision
Number of bits 36 Binary point 34
Quantization: (a) Truncate (C) Round (unbiased: +/- Inf) Overflow: (a) Wrap (C) Saturate (C) Flag as error
Optional Port Provide enable port
Latency 1
OK Cancel Help Apply

- 3. Under Basic tab, change the latency from 1 to 2 and click **OK**.
- 4. Double-click the **System Generator** token, and ensure that the Analyzer Type is Timing and click **Generate**.





5. After the generation completes, it opens the timing Analyzer table as shown in the following figure. Observe the status pass at the top-right corner. It indicates there are no timing violated paths in the design.

		3		575-5		ing blocks in the	-	-
/iolati	on type setup			~			Status PAS	SI
	Slack (ns)	Delay (ns)	gic Delay (ns)	ing Delay (ns)	Levels of Logic	Source	Destination	1
1	0.176	1.811	1.306	0.505	14	Lab3/Del	Lab3/sub	ľ
2	0.692	0.973	0.539	0.434	0	Lab3/sub	Lab3/sub	
3	0.696	1.291	1.045	0.246	9	Lab3/add	Lab3/add	
4	0.812	1.175	0.684	0.491	3	Lab3/add	Lab3/add	
5	0.827	1.158	0.752	0.406	3	Lab3/add	Lab3/add	
6	0.837	0.65	0.216	0.434	0	Lab3/Del	Lab3/sub	
<							>	

#### Note:

- 1. For quicker timing analysis iterations, post-synthesis analysis is preferred over postimplementation analysis.
- 2. Changing the latency of the block might increase the number of resources which can be seen using Step 2: Resource Analysis in System Generator.

#### **Related Information**

Step 2: Resource Analysis in System Generator

## **Step 2: Resource Analysis in System Generator**

In this step we use same design, Lab3.slx, used for Step 1 but we are going to perform Resource Analysis.

**TIP:** Resource Analysis can be performed whenever you generate any of the following compilation targets:

- IP catalog
- Hardware Co-Simulation
- Synthesized Checkpoint
- HDL Netlist
- 1. Double-click the **System Generator** token in the Simulink model. Make sure that the part is specified and Compilation is set to any one of the compilation targets listed above.

Send Feedback



2. In the Clocking tab, set the Perform Analysis field to **Post Synthesis** and Analyzer type field to **Resource**.

承 System G	enerator: Lab3		
Compilation	Clocking	General	
Enable n	nultiple clocks		
FPGA clo	ck period (ns	):	Clock pin location :
2.0			
_	lock enable clear		
1	ayatem peno	u (300) .	
Perform a	nalysis :		Analyzer type :
Post Synthe	sis	•	Resource

3. In the System Generator token dialog box, click **Generate**.

System Generator processes the resource utilization data and displays a Resource Analyzer window with resource utilization information.





Resource Analyzer: Lab3	×	Resource	Anal	yzer:	Lab3	
-------------------------	---	----------	------	-------	------	--


Name	BRAMs (445)	DSPs (840)	LUTs (203800)	Registers (407600)	
✓ Lab3	0.5	1	153		273
> subsystem1	0.5	1	97		49
> addr_gen	0	0	54		105
Register1	0	0	0		1
Register	0	0	0		48
Delay7	0	0	1		1
Delay4	0	0	0		20
Delay3	0	0	1		1

Each column heading (for example, BRAMs, DSPs, or LUTs) in the window shows the total number of each type of resources available in the Xilinx device for which you are targeting your design. The rest of the window displays a hierarchical listing of each subsystem and block in the design, with the count of these resource types.

4. You can cross probe from the Resource Analyzer window to the Simulink model by clicking a block or subsystem name in the Resource Analyzer window, which highlights the corresponding System Generator block or subsystem in the model.


Cross probing is useful to identify blocks and subsystems that are implemented using a particular type of resource.

5. The block you have selected in the window will be highlighted yellow and outlined in red.





6. If the block or subsystem you have selected in the window is within an upper-level subsystem, then the parent subsystem is highlighted in red in addition to the underlying block as shown in the following figure.



**IMPORTANT!** If the Resource Analyzer window or the Timing Analyzer window opens and no information is displayed in the window (table cells are empty), double-click the System Generator token and set the Target directory to a new directory, that is, a directory that has not been used before. Then run the analysis again.

## **Summary**

In this lab you learned how to use timing and resource analysis inside System Generator which, in turn, invokes Vivado synthesis to collect the information for the analysis. You also learned how to identify timing violated paths and to troubleshoot them for simple designs.



Lab 4

# Working with Multi-Rate Systems

In this lab exercise, you will learn how to efficiently implement designs with multiple data rates using multiple clock domains.

#### Objectives

After completing this lab, you will be able to:

- Understand the benefits of using multiple clock domains to implement multi-rate designs.
- Understand how to isolate hierarchies using FIFOs to create safe channels for transferring asynchronous data.
- How to implement hierarchies with different clocks.

#### Procedure

This lab has three primary parts:

- In Step 1, you will learn how to create hierarchies between the clock domains.
- In Step 2, you will learn how to add FIFOs between the hierarchies.
- In Step 3, you will learn how to add separate clock domains for each hierarchy.

## **Step 1: Creating Clock Domain Hierarchies**

In this step you will review a design in which different parts of the design operate at different data rates and partition the design into subsystems to be implemented in different clock domains.


- 1. Invoke System Generator:
  - On Windows systems select Start → All Programs → Xilinx Design Tools → Vivado 2020.x → System Generator → System Generator 2020.x.
  - On Linux systems, type sysgen at the command prompt.
- 2. Navigate to the Lab4 folder: cd C:\SysGen\_Tutorial\Lab4.
- 3. At the command prompt, type open Lab4\_1.slx.






This opens the Simulink design shown in the following figure. This design is composed of three basic parts:

- The channel filter digitally converts the incoming signal (491.52 MSPS) to near baseband (61.44 MSPS) using a classic multi-rate filter: the use of two half-band filters followed by a decimation of 2 stage filter, which requires significantly fewer coefficients than a single large filter.
- The output section gain-controls the output for subsequent blocks which will use the data.
- The gain is controlled from the POWER\_SCALE input.



4. Click the Run simulation button to simulate the design.

In the following figure Sample Time Display is enabled with colors (right-click in the canvas, **Sample Time Display**  $\rightarrow$  **Colors**), and shows clearly that the design is running at multiple data rates.



5. The System Generator environment automatically propagates the different data rates through the design.

When a multi-rate design such as this is implemented in hardware, the most optimal implementation is to use a clock at the same frequency as the data; however, the clock is abstracted away in this environment. The following methodology demonstrates how to create this ideal implementation in the most efficient manner.


6. To efficiently implement a multi-rate (or multi-clock) design using System Generator you should capture each part running at the same data rate (or clock frequency) in its own hierarchy with its own System Generator token. The separate hierarchies should then be linked with FIFOs.



- 7. The current design has two obvious, and one less obvious, clock domains:
  - The gain control input POWER\_SCALE could be configurable from a CPU and therefore can run at the same clock frequency as the CPU.
  - The actual gain-control logic on the output stage should run at the same frequency as the output data from the FIR. This will allow it to more efficiently connect to subsequent blocks in the system.
  - The less obvious region is the filter-chain. Remember from Lab 1 that complex IP provided with System Generator, such as the FIR Compiler, automatically takes advantage of overclocking to provide the most efficient hardware. For example, rather than use 40 multipliers running at 100 MHz, the FIR Compiler will use only 8 multipliers if clocked at 500 MHz (= 40\*100/500). The entire filter chain can therefore be grouped into a single clock domain. The first FIR Compiler instance will execute at the maximum clock rate and subsequent instances will automatically take advantage of over-sampling.

You will start by grouping these regions into different hierarchies.


- 8. Select all the blocks in the filter chain all those to be in the same clock domain, including the FDATool instances as shown in the following figure.
- 9. Select Create Subsystem, also as shown in the following figure, to create a new subsystem.




10. Select the instance name subsystem and change this to DDC to obtain the design shown.








11. Select the components in the output path and create a subsystem named Gain Control.



12. Finally, select the Gateway In instance **POWER\_SCALE** and **Constant** to create a new subsystem called CTRL. The final grouped design is shown in the following figure.





When this design is complete, the logic within each subsystem will execute at different clock frequencies. The clock domains might not be synchronous with each other. There is presently nothing to prevent incorrect data being sampled between one subsystem and another subsystem.

In the next step you will create asynchronous channels between the different domains to ensure data will asynchronously and safely cross between the different clock domains when the design is implemented in hardware.

# **Step 2: Creating Asynchronous Channels**

In this step you will implement asynchronous channels between subsystems using FIFOs. The data in FIFOs operates on a First-In-First-Out (FIFO) basis, and control signals ensure data is only read when valid data is present and data is only written when there is space available. If the FIFO is empty or full the control signals will stall the system. In this design the inputs will always be capable of writing and there is no requirement to consider the case for the FIFO being full.


There are two data paths in the design where FIFOs are required:

- Data from CTRL to Gain Control.
- Data from DDC to Gain Control.
- 1. Right-click anywhere in the canvas and select Xilinx BlockAdd.
- 2. Type FIFO in the Add Block dialog box.
- 3. Select FIFO from the menu to add a FIFO to the design.



- 4. Connect the data path through instance FIFO. Delete any existing connections to complete this task.
  - a. Connect CTRL/Out1 to FIFO/din.
  - b. Connect FIFO/dout to Gain Control/In1.
- 5. Make a copy of the FIFO instance (using Ctrl-C and Ctrl-V to copy and paste).
- 6. Connect the data path through instance FIFO1. Delete any existing connections to complete this task.
  - a. Connect DDC/Out2 to FIFO1/din.
  - b. Connect FIFO1/dout to Gain Control/In3.

You have now connected the data between the different domains and have the design shown in the following figure.




You will now connect up the control logic signals to ensure the data is safely passed between domains.

- From the CTRL block a write enable is required. This is not currently present and needs to be created.
- From the DDC block a write enable is required. The data\_tvalid from the final FIR stage can be used for this.
- The Gain Control must generate a read enable for both FIFOs. You will use the empty signal from the FIFOs and invert it; if there is data available, this block will read it.
- 7. Double-click the CTRL block to open the subsystem.
- 8. Right-click in the canvas and use **Xilinx BlockAdd** to add these blocks:
  - a. Delay (Xilinx)

Send Feedback




- b. Relational
- 9. Select instance Out1 and make a copy (use Ctrl-C and Ctrl-V to cut and paste).
- 10. Double-click the Relational block to open the Properties Editor.
- 11. Use the Comparison drop-down menu to select **a!=b** and click **OK**.
- 12. Connect the blocks as shown in the following figure.



This will create an output strobe on Out2 which will be active for one cycle when the input changes, and be used as the write-enable from CTRL to the Gain Control (the FIFO block at the top level).


- 13. Click the **Up to Parent** toolbar button  $\mathbf{T}$  to return to the top level.
- 14. Double-click the instance Gain Control to open the subsystem.
- 15. Right-click in the canvas and use Xilinx BlockAdd to add these blocks:
  - a. Inverter
  - b. Inverter (for a total of two inverters)
  - c. Delay (Xilinx)
- 16. Select the instance Out1 and make a copy Out3 (use Ctrl-C and Ctrl-V to cut and paste).
  - Rename Out3 to DDC\_Read
- 17. Select instance Out1 and make a copy Out3 (use Ctrl-C and Ctrl-V to cut and paste).
  - Rename Out3 to CTRL\_Read
- 18. Select instance In1 and make a copy In4 (use Ctrl-C and Ctrl-V to cut and paste).
  - Rename In4 to CTRL\_Empty
- 19. Connect the blocks as shown in the following figure.





- The FIFO empty signal from the top-level Gain Control FIFO (FIFO) block is simply an inverter block used to create a read-enable for the top-level DDC FIFO (FIFO1). If the FIFO is not empty, the data will be read.
- Similarly, the FIFO empty signal from the top-level DDC FIFO (FIFO1) is inverted to create a FIFO read-enable.
- This same signal will be used as the new data\_tvalid (which was In2). However, because the FIFO has a latency of 1, this signal must be delayed to ensure this control signal is correctly aligned with the data (which is now delayed by 1 through the FIFO).
- 20. Use the **Up to Parent** toolbar button  $\Upsilon$  to return to the top level.


This shows the control signals are now present at the top level.



You will now complete the final connections.



- 21. Connect the control path through instance FIFO. Delete any existing connections to complete this task.
  - a. Connect CTRL/Out2 to FIFO/we.
  - b. Connect FIFO/empty to Gain Control/CTRL\_Empty.
  - c. Connect Gain Control/CTRL\_Read to FIFO/re.
- 22. Connect the control path through instance FIFO1. Delete any existing connections to complete this task.
  - a. Connect DDC/Out1 to FIF01/we.
  - b. Connect FIFO1/empty to Gain Control/In2.
  - c. Connect Gain Control/DDC\_Read to FIF01/re.



23. Click the Run simulation button to simulate the design and confirm the correct operation – you will see the same results as Step 1 action 4.

In the next step, you will learn how to specify different clock domains are associated with each hierarchy.

# **Step 3: Specifying Clock Domains**

In this step you will specify a different clock domain for each subsystem.

- 1. Double-click the System Generator token to open the Properties Editor.
- 2. Select the **Clocking** tab.
- 3. Click Enable multiple clocks.



**Note:** The FPGA clock period and the Simulink system period are now greyed out. This option informs System Generator that clock rate will be specified separately for each hierarchy. It is therefore important the top level contains only subsystems and FIFOs; no other logic should be present at the top level in a multi-rate design.

FPGA clock period (ns) :       Clock pin location :         le9/491.52e6	compilation Clocking Gen	eral			A
Provide clock enable clear pin Simulink system period (sec) : 1/491.52e6 Perform analysis : Analyzer type :	Enable multiple clocks FPGA clock period (ns) :		Clock pin loc	ation :	
Simulink system period (sec) : //491.52e6 Perform analysis : Analyzer type :	1e9/491.52e6				
Perform analysis : Analyzer type :	Provide clock enable clear pin				
Perform analysis : Analyzer type :		):			
	1/491.52e6				
None Timing Launch	Perform analysis :		Analyzer type	<b>):</b>	
	None	•	Timing	•	Launch

4. Click **OK** to close the Properties Editor.

You will now specify a new clock rate for the CTRL block. The CTRL block will be driven from a CPU which executes at 100 MHz.

- 5. Select the System Generator token.
- 6. Press the Ctrl+C key or right-click to copy the token.

You will specify a new clock rate for the CTRL block. This block will be clocked at 100 MHz and accessed using an AXI4-Lite interface.

- 7. Double-click the **CTRL** block to navigate into the subsystem.
- 8. Press the Ctrl+V key or right-click to paste a System Generator token into CTRL.
- 9. Double-click the System Generator token to open the Properties Editor.
- 10. Select the **Clocking** tab.
- 11. Deselect Enable multiple clocks (this was inherited when the token was copied).
- 12. Change the FPGA clock period to 1e9/100e6.
- 13. Change the Simulink system period to 1/100e6.

Send Feedback



📣 System Gene	erator: Lab4_:	L/CTRL			
Compilation	Clocking	General			2
Enable multi	ple clocks				
FPGA clock	period (ns)	:	Clock pin loca	ation :	
1e9/100e6					
Provide clock	k enable clear   stem period				
1/100e6					
Perform ana	lysis :		Analyzer type	•:	
None		•	Timing	•	Launch

- 14. Click **OK** to close the Properties Editor.
- 15. Double-click the Gateway In instance **POWER\_SCALE** to open the Properties Editor.
- 16. Change the Sample period to 1/100e6 to match the new frequency of this block.

In the Implementation tab, note that the Interface is set to AXI4-Lite. This will ensure this port is implemented as a register in an AXI4-Lite interface.

- 17. Click **OK** to close the Properties Editor.
- 18. Select and copy the System Generator token.
- 19. Click the **Up to Parent** toolbar button to return to the top level.

You will now specify a new clock rate for the Gain Control block. The Gain Control block will be clocked at the same rate as the output from the DDC, 61.44 MHz.

- 20. Double-click the Gain Control block to navigate into the subsystem.
- 21. Press the Ctrl+V key or right-click to paste a System Generator token into Gain Control.
- 22. Double-click the System Generator token to open the Properties Editor.
- 23. Select the **Clocking** tab.
- 24. Change the FPGA clock period to 1e9/61.44e6.
- 25. Change the Simulink system period to 1/61.44e6.



🚺 System G	enerator: Lab4_	1/Gain Control			. • 🛛
Compilation	Clocking	General			
Compliation	Clocking	General			
Enable m	ultiple clocks				
FPGA clos	ck period (ns	):	Clock pin loca	ation :	
1e9/61.44e6					
Provide cl	ock enable clear	nin	5. No.		
	system period				
1/61.44e6		- (/.			
Perform a	nalysis :		Analyzer type	r:	
None		•	Timing	•	Launch
Performance		QUE	d Mrs		

26. Click **OK** to close the Properties Editor.

Note that the output signals are prefixed with M\_AXI\_DATA\_. This will ensure that each port will be implemented as an AXI4 interface, because the suffix for both signals is a valid AXI4 signal name (tvalid and tdata).

27. Click the **Up to Parent** toolbar button to return to the top level.

The DDC block uses the same clock frequency as the original design, 491 MHz, because this is the rate of the incoming data.

- 28. In the top-level design, select and copy the System Generator token.
- 29. Double-click the **DDC** block to navigate into the subsystem.
- 30. Press the Ctrl+V key or right-click to paste a System Generator token into the DDC.
- 31. Double-click the System Generator token to open the Properties Editor.
- 32. Select the **Clocking** tab.
- 33. Deselect **Enable multiple clocks**. The FPGA clock period and Simulink system period are now set to represent 491 MHz.



承 System G	enerator: Lab4	_1/DDC		
Compilation		General		
	ultiple clocks			
FPGA clo	ck period (ns	):	Clock pin locatio	n :
1e9/491.52e	6			
Provide c	lock enable clear	pin		
Simulink	system perio	d (sec) :		
1/491.52e6				
Perform a	nalysis :		Analyzer type :	
None		•	Timing	▼ Launch
Performance	e Tips Gene	rate OK	Apply	Cancel Help

- 34. Click **OK** to close the Properties Editor.
- 35. Use the **Up to Parent** toolbar button to return to the top level.
- 36. Save the design.
- 37. Click the Run simulation button to simulate the design and confirm the same results as earlier.

The design will now be implemented with three clock domains.

- 38. Double-click the top-level System Generator token to open the Properties Editor.
- 39. Click Generate to compile the design into a hardware description.
- 40. Click Yes to dismiss the simulation warning.
- 41. When generation completes, click **OK** to dismiss the Compilation status dialog box.
- 42. Click OK to dismiss the System Generator token.
- **43.** Open the file C:\SysGen\_Tutorial\Lab4\IPP\_QT\_MCD\_0001\DDC\_HB\_hier\ip \hdl\ lab4\_1.vhd to confirm the design is using three clocks, as shown in the following.

```
entity lab4_1 is
port (
    ctrl_clk : in std_logic;
    ddc_clk : in std_logic;
    gain_control_clk : in std_logic;
```



### Summary

In this lab, you learned how to create separate hierarchies for portions of the design which are to be implemented with different clock rates. You also learned how to isolate those hierarchies using FIFOs to ensure safe asynchronous transfer of the data and how to specify the clock rates for each hierarchy.

The following solution directory contains the final System Generator (\*.slx) files for this lab. The solution directory does not contain the IP output from System Generator or the files and directories generated by the Vivado<sup>®</sup> Design Suite.

C:/SysGen\_Tutorial/Lab4/solution

- The results from Step 1 are provided in file Lab4\_1\_sol.slx
- The results from Step 2 are provided in file Lab4\_2\_sol.slx
- The final results from Step 3 are provided in file Lab4\_3\_sol.slx



Lab 5

# Using AXI Interfaces and IP Integrator

In this lab, you will learn how AXI interfaces are implemented using System Generator. You will save the design in IP catalog format and use the resulting IP in the Vivado<sup>®</sup> IP integrator environment. Then you will see how IP integrator enhances your productively by supplying connection assistance when you use AXI interfaces.

#### Objectives

After completing this lab, you will be able to:

- Implement AXI interfaces in your designs.
- Add your design as IP in the Vivado IP catalog.
- Connect your design in IP integrator.

#### Procedure

This lab has four primary parts:

- In Step 1, you will review how AXI interfaces are implemented using System Generator.
- In Step 2, you will create a Vivado project for your System Generator IP.
- In Step 3, you will create a design in IP integrator using the System Generator IP.
- In Step 4, you will implement the design and generate an FPGA bitstream (the file used to program the FPGA).

## **Step 1: Review the AXI Interfaces**


In this step you review how AXI interfaces are defined and created.

- 1. Invoke System Generator and use the Current Folder browser to change the directory to C:\SysGen\_Tutorial\Lab5.
- 2. Type open Lab5\_1.slx in the Command Window.

This opens the design shown in the following figure.

Send Feedback





This design uses a number of AXI interfaces. You will review these shortly.

- Using AXI interfaces allows a design exported to the Vivado IP catalog to be efficiently integrated into a larger system using IP integrator.
- It is not a requirement for designs exported to the IP catalog to use AXI interfaces.

This design uses the following AXI interfaces:

- An AXI4-Stream interface is used for ports s\_axis\_source\_\*. All Gateway In and Out
  signals are prefixed with the same name (s\_axis\_source\_, ensuring they are grouped
  into the same interface. The suffixes for all ports are valid AXI4-Stream interface signal
  names (tready, tvalid, tlast and tdata).
- An AXI4-Stream interface is used for ports m\_axis\_dout\_\*.
- An AXI4-Lite interface is used for the remaining ports. You can confirm this using the following steps:
- 3. Double-click Gateway In instance **decrypt** (or any of **reset**, **Keys[63:32]**, **Keys[31:0]**, or **parity\_err**).
- 4. In the Properties Editor select the Implementation tab.
- 5. Confirm the Interface is specified as AXI4-Lite in the Interface options.
- 6. Click OK to exit the Properties Editor.

Details on simulating the design are provided in the canvas notes. For this exercise, you will concentrate on exporting the design to the Vivado IP catalog and use the IP in an existing design.

Send Feedback



# Step 2: Create a Vivado Project using System Generator IP

In this step you create a Vivado project which you will use to create your hardware design.

- 1. Double-click the **System Generator** token to open the Properties Editor.
- 2. In the Properties Editor, make sure IP catalog is selected for the Compilation type.
- 3. Click Generate to generate a design in IP catalog format.
- 4. Click **OK** to dismiss the Compilation status dialog box.
- 5. Click **OK** to dismiss the System Generator token.

The design has been written in IP catalog format to the directory ./IPI\_Project. You will now import this IP into the Vivado IP catalog and use the IP in an existing example project.

- 6. Open the Vivado IDE using Start → All Programs → Xilinx Design Tools → Vivado 2020.x → Vivado 2020.x.
- 7. Click Create Project.
- 8. Click Next.
- 9. Enter C:/SysGen\_Tutorial/Lab5/IPI\_Project for the Project Location.

TIP: You will have to manually type /IPI_Project in the Project location be	ox to create the
IPI_Project directory.	

i New Project	
Project Name Enter a name for yo	our project and specify a directory where the project data files will be stored.
<u>P</u> roject name:	project_1
Project location:	C:/SysGen_Tutorial/Lab5/IPI_Project
🗹 Create projec	ct subdirectory
Project will be cr	eated at: C:/SysGen_Tutorial/Lab5/IPI_Project/project_1
?	< Back Next > Einish Cancel



- 10. Click Next.
- 11. Select both **RTL Project** and **Do not specify sources** at this time and click **Next**.
- 12. Select Boards and ZYNQ-7 ZC702 Evaluation Board as shown in the next figure.

<ul> <li>Filter/ Preview</li> </ul>	Boards							
				Linear Briefs				
Vendor: Al	×							
_					- Carrier			
Display <u>N</u> ame: Al	· · · · · · · · · · · · · · · · · · ·			Marrie Carlos a				
Board Re <u>v</u> : La	atest 🗸							
	Reset All Filters			Mar ( untro ) 3				
Search: Q-	~				1			
Display Name		Vendor	Board	Part	I/O Pin C	File Version	Available IOBs	
ZedBoard Zyng Eval	uation and Development Kit	em.avnet.com	d	xc7z020clg484-1	484	1.3	200	ľ
📓 Artix-7 AC701 Evalua	ation Platform	xilinx.com	1.1	xc7a200tfbg676-2	676	1.3	400	
Kintex-7 KC705 Eval	uation Platform	xilinx.com	1.1	xc7k325tffg900-2	900	1.5	500	
📓 Kintex-UltraScale K0	CU105 Evaluation Platform	xilinx.com	1.0	xcku040-ffva1156-2-e	1,156	1.2	520	
📓 Kintex-UltraScale+ K	CU116 Evaluation Platform	xilinx.com	b	xcku5p-ffvb676-2-e	676	1.0	280	
📓 Kintex UltraScale KC	CU1500 Acceleration Development Board	xilinx.com	1.0	xcku115-flvb2104-2-e	2,104	1.0	702	
Virtex-7 VC707 Evalu	uation Platform	xilinx.com	1.1	xc7vx485tffg1761-2	1,761	1.3	700	
Virtex-7 VC709 Evalu	uation Platform	xilinx.com	1.0	xc7vx690tffg1761-2	1,761	1.8	850	
Virtex-UltraScale VC	U108 Evaluation Platform	xilinx.com	1.0	xcvu095-ffva2104-2-e	2,104	1.2	832	
Virtex-UltraScale VC	U110 Evaluation Platform	xilinx.com	1.0	xcvu190-flgc2104-2-e	2,104	1.1	416	
ZYNQ-7 ZC702 Eval	uation Board	xilinx.com	1.0	xc7z020clg484-1	484	1.3	200	
ZYNQ-7 ZC706 Eval	uation Board	xilinx.com	1.1	xc7z045ffg900-2	900	1.4	362	
Zynq UltraScale+ ZC	U102 Evaluation Board	xilinx.com	1.0	xczu9eg-ffvb1156-2-i	1,156	3.0	328	
								>
Board Connectors			Target Cor	nnections				
								~

- 13. Click Next.
- 14. Click Finish.

You have now created a Vivado project based on the ZC702 evaluation board.

# Step 3: Create a Design in IP Integrator

In this step you will create a design using the System Generator IP.

1. Click Create Block Design in the Flow Navigator pane.



File Edit Flow Tools Wind	low Layout View Help	Q Quick Access			
□, + + 0 0 × 1	. # Φ Σ # #	×			
Flow Navigator 🗧 0 🤗 .	PROJECT MANAGER - project_1				
PROJECT MANAGER	Sources	? _ 0 6 ×			
Settings     Add Sources	Q = + 0	•• •			
Language Templates Q IP Catalog	Design Sources     Constraints     Simulation Sources     im_1	>  Constraints Constraints Constraints			
Create Block Design					
Open Block Design	Hierarchy Libraries Co	mpile Order			
Generate Block Design	Properties	7 _ D B X			
SIRE ATION		0			
<ul> <li>SIMULATION</li> </ul>					

2. In the Create Block Design dialog box, click **OK** to accept the default name.

You will first create an IP repository for the System Generator IP, and add the IP to the repository.

3. Right-click in the Diagram window, and select IP Settings.

Diagram				? 🗆 🖒 X
@   Q   X   ∑   ⊕   Q	×	$\mathbf{A} \mid \mathbf{A} \mid \mathbf{B}_{\mathbf{x}} \mid \mathbf{F} \mid \mathbf{B}$	C ା	0
ſ				
		Block Design Properties	Ctrl+E	
	$\times$	Delete	Delete	
		Сору	Ctrl+C	
		Paste	Ctrl+V	
	O,	Search	Ctrl+F	
This design is	123	Select All	Ctrl+A	
	+	Add IP	Ctrl+I	
		Add Module		
		IP Settings		
	r	Validate Design	F6	
		Create Hierarchy		
		Create Comment		
		Create Port	Ctrl+K	

 In the Settings dialog box, select IP → Repository under Project Settings and click the Add Repository button (+) to add a repository.



Q,-		IP > Repository
Project Settings General	Î	Add directories to the list of repositories. You may then add additional IP to a selected repository.
Simulation Elaboration		IP Repositories
Synthesis		$+  -  \pm   \mp  $
Implementation		
Bitstream ~ IP		
Repository		Press the 🕂 button to Add Repository
Packager		Add Repository
Tool Settings		Refresh All
Project		TKITCHT CHT / M
IP Defaults	~	

5. In the IP Repositories dialog box, navigate to the following directory:

C:\SysGen\_Tutorial\Lab5\IPI\_Project\ip


6. With folder *ip* selected, click **Select** to create the new repository as shown in the following figure.

Recent: C:	/SysGen_Tut	orial	/Lal	5/IPI	Pro	ject	/ip			~	1	۵		A	A	×	0	X	5
Directory: C:\S	ysGen_Tutor	al\L	ab5	VIPI_F	roje	ct\ip	)						 		 				_
~	SysGen Tu	toria	al																1
	Lab3																		
	Lab5																		
	~ ] IPI_	Pro	ject																
	>	.Xil																	
	× ].	ip																	
	>	1	con	strs															
	>	1	driv	ers															
	>	-	hdl																
	>	-		iges															
	>	-		0776077			1.1		_v12_	0_i0									
	>							en_i0											
	2	-		1.000		R	1000	en_i1											
	2	-			22.2	1.5.00	10.000	en_i2											~


- 7. Click **OK** to exit the Add Repository dialog box.
- 8. Click **OK** to exit the Settings dialog box.
- 9. Click the **Add IP** button in the center of the canvas.



- 10. Type zynq in the Search field.
- 11. Double-click **ZYNQ7 Processing System** to add the CPU.



12. Click Run Block Automation as shown in the following figure.



- 13. Leave Apply Board Preset selected and click **OK**. This will ensure the design is automatically configured to operate on the ZC702 evaluation board.
- 14. Right-click anywhere in the block diagram and select Add IP.



liagram				? 🗆 🖒 X
Ð, Q,	20	∑   ⊕   Q   ≚	≑   +	ା ା <b>ଜ</b> ା ଅପା ସା ସା ା ହେ
Г		Properties	Ctrl+E	]
	×	Delete	Delete	m7_0
		Сору	Ctrl+C	
	ñ.	Paste	Ctrl+V	FIXED_IO + FIXED_IO
	Q,	Search	Ctrl+F	USBIND_0 +
	123	Select All	Ctrl+A	TTC0_WAVE0_OUT
	+	Add IP	Ctrl+I	TTC0_WAVE1_OUT
		Add Module		FCLK CLK0
		IP Settings		FCLK_RESETO_N
		Validate Design	F6	System
		Create Hierarchy		

- **15.** Type lab5 in the Search dialog box.
- 16. Double-click **lab5\_1** to add the IP to the design.

You will now connect the IP to the rest of the design. Vivado IP integrator provides automated assistance when the design uses AXI interfaces.

- 17. Click Run Connection Automation (at the top of the design canvas).
- 18. Click OK to accept the default options (lab5\_1\_0/lab5\_1\_s\_axi to processing\_system7\_0/M\_AXI\_GP0) and connect the AXI4-Lite interface to the Zyng<sup>®</sup>-7000 IP SoC.
- 19. Double-click the ZYNQ7 Processing System to customize the IP.
- 20. Click the **PS-PL Configuration** as shown in the following figure.
- 21. Expand the HP Slave AXI Interface and select the **S AXI HPO** interface.


Make sure to check the box next to S AXI HPO interface.





YNQ7 Processing System				· · · · · · · · · · · · · · · · · · ·							
Documentation 🌣 Presets	P Loc	ation 🌀 Import XPS Settings									
Page Navigator	PS-P	L Configuration		Summary Rep							
Zynq Block Design	+	Search: Q-									
PS-PL Configuration	Q	Name	Select	Description							
Peripheral I/O Pins	×	> General									
r enpirerar no r ino		> AXI Non Secure Enablement	0	<ul> <li>Enable AXI Non Secure Transaction</li> </ul>							
MIO Configuration	\$	> GP Slave AXI Interface									
Clock Configuration		<ul> <li>HP Slave AXI Interface</li> </ul>									
Clock Conliguration		> S AXI HP0 interface	$\checkmark$	Enables AXI high performance slave interface 0							
DDR Configuration		> S AXI HP1 interface		Enables AXI high performance slave interface 1							
SMC Timing Calculation		> S AXI HP2 interface		Enables AXI high performance slave interface 2							
SMC TIMING Calculation		> S AXI HP3 interface		Enables AXI high performance slave interface 3							
Interrupts		> ACP Slave AXI Interface									
		> DMA Controller									
		> PS-PL Cross Trigger interface		Enables PL cross trigger signals to PS and vice-versa							


- 22. Click **OK** to add this port to the Zynq Processing System.
- 23. On the System Generator IP lab5\_1 block, click the AXI4-Stream input interface port s\_axis\_source and drag the mouse. Possible valid connections are shown with green check marks as the pencil cursor approaches them. Drag the mouse to the S\_AXI\_HP0 port on the Zynq Processing System to complete the connection.



- 24. Click **OK** in the Make Connection dialog box.
- 25. Click **Run Connection Automation** to connect the AXI4-Lite interface on the AXI DMA to the processor.
- 26. Click **OK** to accept the default.



27. Use the Validate Design toolbar button to confirm the design has no errors.



28. Click **OK** to close the Validate Design message.

The design from System Generator has now been successfully incorporated into an IP integrator design. The IP in the repository can be used within any Vivado project, by simply adding the repository to the project.


29. You will now process the design through to bitstream.

You will now process the design through to bitstream.

# **Step 4: Implement the Design**

In this step, you will implement the IP integrator design and generate a bitsteam.

- 1. In the Flow Navigator, click **Project Manager** to return to the Project Manager view.
- 2. In the Sources browser in the main workspace pane, a Block Diagram object called design\_1 is at the top of the Design Sources tree view.
- 3. Right-click this object and select Generate Output Products.



- 4. In the Generate Output Products dialog box, click **Generate** to start the process of generating the necessary source files.
- 5. When the generation completes, right-click the design\_1 object again, select **Create HDL Wrapper**, and click **OK** (and let Vivado manage the wrapper) to exit the resulting dialog box.



The top level of the Design Sources tree becomes the  $design_1\_wrapper.v$  file. The design is now ready to be synthesized, implemented, and have an FPGA programming bitstream generated.

- 6. In the Flow Navigator, click **Generate Bitstream** to initiate the remainder of the flow.
- 7. Click **Yes**, and from the launch runs window click **OK** to generate the synthesis and implementation files.
- 8. In the dialog that appears after bitstream generation has completed, select **Open Implemented Design** and click **OK**.
- 9. After you view your implemented design, exit the Vivado IDE.

### **Summary**

In this lab, you learned how AXI interfaces are added to a System Generator design and how a System Generator design is saved in the IP catalog format, incorporated into the Vivado IP catalog, and used in a larger design. You also saw how the IP integrator can substantially increase productivity with connection automation and hints when AXI interfaces are used in your design.

The following solution directory contains the final System Generator (\*.slx) files for this lab. The solution directory does not contain the IP output from System Generator or the files and directories generated by the Vivado Design Suite.

 $\texttt{C:/SysGen\_Tutorial/Lab5/solution}$ 





# Appendix A

# Additional Resources and Legal Notices

### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

## **Documentation Navigator and Design Hubs**

Xilinx<sup>®</sup> Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado<sup>®</sup> IDE, select **Help → Documentation and Tutorials**.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

*Note*: For more information on DocNav, see the Documentation Navigator page on the Xilinx website.



## **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Send Feedback



#### Copyright

© Copyright 2013-2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. All other trademarks are the property of their respective owners.

