Product Description

The multiplier operation is essential and abundant in DSP Applications. Achieving maximum implementation efficiency and clock performance is therefore critical to DSP systems and frequently presents a significant challenge to hardware engineers.

The Multiplier LogiCORE™ simplifies this challenge by abstracting away FPGA device specifics, while maintaining the required maximum performance and resource efficiency. The multiplier is able to generate parallel multipliers, and constant coefficient multipliers, both with differing implementation styles. Furthermore, with the aid of instantaneous resource estimation, hardware engineers can rapidly select the optimal solution for their system.

This IP provides fine control over the latency (pipelining) of the multipliers (purely combinatorial to fully pipelined) and symmetric rounding implemented in the DSP48 slice. Fully pipelined implementations enable maximum clock frequency performance

Key Features and Benefits

  • 2's complement signed/unsigned fixed point multiplier
  • Parallel and fixed constant coefficient multipliers
  • Supports Inputs ranging 1 to 64 bits wide and outputs ranging from 1 to 128 bits wide with any portion of the full product selectable
  • Supports symmetric rounding to infinity when using the DSP Slice
  • Instantaneous Resource Estimation
  • Optional Clock Enable, and Synchronous Clear
  • VHDL behavioral models
  • Instantaneous Resource Estimation
  • For use with Vivado™ IP Catalog and AMD System Generator for DSP

Resource Utilization



Featured Documents

Default Default Title Document Type Date